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In a rapidly evolving technological and industrialised society, automation is a current 
and growing trend. The concept is typically applied to uneconomical processes and 
extends from the automation of highly complex processes to those that are less 
complex. This dissertation discusses the automation of a previously mundane, manual, 
time-consuming and inefficient task using an embedded controller with dual enhanced 
microcontrollers as its core. Spoornet recognised the need to automate this and other 
processes hence a drive was initiated by Spoornet’s Engineering and Technology 
department into the study of automation principles and techniques that can be used as 
a basis for the automation of workshops and test centers. This research stems from the 
above mentioned drive. 
 
The Volt-Drop Test was the process that was used as a model to investigate the 
considerations, boundaries, design concepts and the hardware and software 
development that is inherent in the automation of a process. The design of the 
controller that facilitates the automation of the Volt-Drop Test was completed after 
research into embedded systems, embedded microcontrollers, programming languages 
and techniques, digital electronics, analogue electronics, digital system design 
concepts and techniques, analogue system design concepts and techniques, and the 
latest available electronic components.  
 
A Graphic User Interface (GUI) was developed to interface with the controller to set 
up test parameters, display the present test status, perform calculations on the data 
received from the controller and display faults in the armature under test. Further, the 
GUI has the functionality to save all test data in a predefined and secure location to be 
retrieved and viewed as historical data or used for trending. A Remote Graphic User 
Interface (RGUI) was also developed. This interface is used solely to view test data 
(retrieved from the saved history files), from any geographic location provided that 
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In the testing phase, all tests were carried out using high quality, high accuracy and 
recently calibrated instrumentation. The test results obtained largely reflected what 
was expected from the system when compared to simulations that were carried out on 
the controller and the GUI during their development. With regard to the automation 
process, the system follows the procedure as it was designed with respect to correct 
switching sequences, response to system errors, timing of events and correct and 
efficient communication between the controller and the GUI. In terms of the data 
acquisition aspects the system captures, converts, calculates, analyses and logs data, 
within the expected input range with a level of accuracy that is considered to be high 
(a maximum percentage error of 0.75% - expressed as a percentage of the injected test 
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Chapter 1 
Introduction 
1.1 General Background 
 
Automation [1], [6] in the industrial arena was the evolutionary step from 
mechanisation. Mechanisation sought to use machinery to accomplish physical tasks 
that were previously undertaken by humans or animals, through the use of mechanical 
engineering concepts in order to complete tasks in a shorter timeframe and with less 
effort. The machinery was still fully controlled by humans that were required to use 
their senses to monitor, their brain to compute progress, decisions, outcomes or 
assessments and their limbs (actuated by muscles), voice or physical actions to 
provide an appropriate output. 
 
Automation involves the use of sensors/transducers, controllers and actuators to 
control a machine carrying out a task or a process consisting of multiple operating 
machines. Sensors [1], [7], [8] are used to sense the value/condition/progress/status of 
a parameter or task in the real world. They convert real world parameter values for 
temperature, pressure etc. to electrical signals. Controllers read these electrical signals 
and convert them to meaningful values that are used as variables in the controller 
logic to determine an appropriate output. If a physical output is required, the 
controller may itself or via the use of sub-controllers control actuators [1], [7], [8] that 
perform the real-world action required. Tasks within a process can be precisely 
controlled as there can be constant communication between controllers or process 
coordination via a master controller (master) to which individual task controllers 
(slaves) report. 
 
From a controller perspective, the automation of industrial processes and machinery 
(leading into the realm of robotics) can be accomplished using the wealth of 
controllers and controller architectures available off the shelf, and by the design of 
embedded controllers which are used for dedicated or specialised applications. An 
automation project begins with the study of an existing process or machine. If the 
process or machine is not in existence then a theoretical or academic analysis of the 
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process is undertaken to determine how the process can be best automated and what 
machinery is required to carry out the task or tasks. As part of the machine or process 
design the inputs to the system needs to be determined. This leads to the choice of the 
appropriate transducer to convert the real world parameter values to electrical signals 
e.g. distance, temperature, pressure, acceleration, speed, flow rate etc. Also part of the 
machine or process design is the identification of the required outputs from the 
system.  
 
Actuators are chosen based on what the machine or process is required to physically 
control or output. Actuators convert the electrical signals from the control system to 
real world physical outputs. Audio, visual, data etc. may also be required as outputs. 
These are implemented using audio system, display units and communication 
modules/ports/buses. The automated machine may be a standalone device or part of a 
process or network. If the latter is true then communication between devices is 
critical. The communication protocol is dependant on the choice of the control device, 
i.e. PLC [1], [6], [8] embedded controller or industrialised mother board. Also to be 
determined is whether a human-machine interface (HMI) or graphic user interface 
(GUI) is required.  
 
Some tasks or processes may require an output or end result with no need for human 
intervention. In this instance, all that is required from the controller is data or physical 
real world outputs. Where human intervention is required, a HMI or GUI will give the 
operator control of the machine or process when required. As important is the HMI or 
GUI which provides insight into the status of the tasks presently undertaken as well as 
graphically displaying required data. The choice of HMI or GUI is also dependant on 
the choice of controller. For example where PLCs are used, Supervisory Control and 
Data Acquisition (SCADA) [6] software (e.g. Wonderware) is most commonly used. 
In the case of embedded controllers and industrialised mother boards, HMIs or GUIs 
can be developed in Visual Basic [3], [4], C Sharp etc.  
 
PLCs have proven to be the most popular controller choice for industrial automation. 
They are considered as a generic solution for automation tasks that do not require 
specialised processing and control. Single, standalone PLCs can be used for the 
control of a machine or multiple networked PLCs, distributed throughout a plant, can 
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control multi-loop processes aided by communication over Ethernet and using 
protocols such as Modbus, Profibus etc. System architecture may vary from central 
control where a single PLC controls multiple remote Input/Output (I/O) modules, to a 
distributed system architecture where PLCs are networked and communicate with 
each other or via a master controller that coordinates tasks and the flow of data. In the 
first instance, the PLC is the core of the system and performs all the processing (logic 
and mathematical operations) and issuing of instructions. The PLC communicates 
with remote I/Os to acquire data or instruct an output. The processing capability of an 
I/O module is determined by the application. In the case of a distributed architecture 
each PLC is assigned the control of a task, machine, or component. Data is 
transmitted between PLCs or to a master PLC. The HMI resides on a host PC or 
microprocessor based display unit that communicates with the master PLC via the 
serial port, Ethernet etc. This system is defined as a SCADA system and its 
configuration is similar in functionality and architecture to a formally defined 
Distributed Control System (DCS) [6].  
 
A DCS is typically a large control system that consists of a number of distributed 
microprocessor/microcontroller based controllers situated near or on the device it 
controls. I/O devices can be directly coupled to the controller or they can be located 
remotely and connected to the controller via the chosen industrial network. Also 
integral in a DCS are PCs or microprocessor based display units that run HMIs etc. 
All these subcomponents are supplied by single vendor that custom designs and 
configures a complete system for the process(s) to be controlled. This differs from a 
SCADA system where controllers, I/O devices, HMI software, display units etc. may 
all be off the shelf and originate from different vendors. In the past, SCADA systems 
were considered to be supervisory in nature with its primary function being data 
acquisition and display, and to provide the primary control system with calculated 
parameter values. DCS were considered as the primary control system. With the 
introduction of PLCs and the advanced communication technologies now used in 
SCADA systems, the line between DCS and SCADA systems have been blurred. 
 
A PLC can be programmed in five programming languages as defined by IEC 61131-
3. These are: Ladder Logic (LD) [8], Structured Text (ST), Instruction List (IL), 
Functional Block Diagram (FBD) and Sequential Function Chart (SFC). With the 
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evolution of PLCs came the evolution of HMIs. SCADA software has proven to be 
the most popular. Tags or points are assigned to each input or output controlled by the 
PLC. The SCADA software interface addresses tags or points when data has to be 
read from an input or an output has to be controlled. Points are referred to either as 
“hard” or “soft” with “hard” referring to actual data and “soft” referring to values that 
are the result of mathematic or logic expressions using “hard” point values. All data 
can be displayed numerically or graphically using the SCADA HMI graphic building 
blocks to represent components, equipment or processes. Data can also be stored in a 
data base for historical trending or auditing. Alarms and warnings can be defined to 
alert the operator of undesirable or dangerous conditions so that the operator can take 
the appropriate action using the interface to control the outputs of the PLC. 
 
Embedded controllers are designed for specialised needs that are dedicated to specific 
tasks where generic PLCs may offer inferior performance. Microcontrollers [9] or 
Digital Signal Processors are usually the core of an embedded system with interfacing 
circuitry comprising digital and analogue electronic subsystems that condition signals 
to the input of the core and provide outputs from the core to the outside world. In 
most instances the core is a self contained device comprising of all the modules that 
are found on a standard PC. Microcontrollers for example contain a central processing 
unit (CPU), input/outputs ports, onboard Flash memory, RAM and communication 
ports (serial, USB, Ethernet). On specialised microcontrollers, analogue to digital 
converters (ADCs), comparators, PWM generators etc. can be found. 
Microcontrollers are manufactured by a number of companies each with various 
families that range from 4-bit to 64-bit and are chosen based on the processing power 
required. Microcontrollers are programmed in Assembler, C etc. using development 
environments that are provided by the manufacturer of the device e.g. Atmel, 
Microchip etc. or by developers that specialise in developing embedded development 
tools e.g. Keil C, Acebus [2] etc. The code that resides on an embedded controller is 
referred to as firmware. 
 
Embedded controllers may operate in isolation as in the case of a dedicated controller 
for a machine or component or as part of a DCS. In the case of DCSs, each embedded 
system is a dedicated controller and communication between controllers via Ethernet, 
serial port, CAN bus etc. can be accomplished using protocols such as Controller 
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Area Network (CAN) [13], [14], [15], [16], etc. Systems communicate with each 
other or via a master controller (master) with slave controllers (slaves) reporting to 
and taking instructions from the master. The degree of pre-processing and control by 
slaves vary based on the system needs. This will impact on the choice of slave 
processor. In the CAN architecture, CAN transceivers embedded on each controller 
are responsible for communication via the CAN bus. A CAN master controls the flow 
of data on the CAN bus as well as providing data to a host PC which interprets, 
processors, stores or displays the data on a HMI or GUI. The HMI resides on the PC 
and communication with the CAN master is via the serial port, Ethernet etc. Due to 
the flexibility inherent in the design of an embedded controller (cost factor aside) 
controllers can be designed for various operating conditions, tasks, inputs, outputs and 
processing requirements. 
 
A step taken to make embedded controller design more accessible to programmers as 
opposed to specialised engineering disciplines was the introduction of the 
industrialised mother board. This motherboard is essentially a standard PC 
motherboard that has been designed to operate in harsh environments, i.e. extreme 
temperatures, EMI [5] conditions etc. Boards vary depending on the type of 
processor, memory, input/output ports etc. that are required. Processors only differ 
from standard PC processors with regard to temperature specification due to the 
environments in which they operate. Any standard operating system (OS) can be 
loaded onto these processors, however for efficiency and improved processing speeds 
embedded OSs such as Embedded Windows XP are used with only the drivers 
required for the incorporated peripherals installed. Touch screens and LCDs that 
display the HMI or GUI are easily incorporated. HMIs and GUI can be written in 
almost any language for execution on the controller. The industrialised motherboard 
controller interfaces with off the shelf I/Os, specialised designed I/Os and other 
controllers via the onboard communication ports, hence they can operate within a 
network or as a standalone controller. 
 
Controllers are most widely used for the execution of predefined tasks and error 
handling procedures based on predefined conditions or events. This is accomplished 
by hard coding logical steps or mathematical algorithms that provide outputs based on 
the inputs received. Decisions are presented as a choice of possible hard coded 
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outcomes. Using this methodology or approach, every possible outcome, event or 
occurrence must be known before coding can begin. This approach works very well 
when a complete system analysis has been carried out and every possibility or 
occurrence in the system is taken into account. In systems where every possible event 
or outcome is not known or where the system is expected to adapt or “learn” from 
basic building blocks in the decision making process, or make decisions that do not 
exist as hard coded instructions, Artificial Intelligence (AI) [10], [11], principals are 
introduced to bridge the divide. Concepts such as Fuzzy Logic [8], [10], [11], Neural 
Networks [10], [11], etc. are applied to make decisions based on inputs that are not 
discrete or expected or use past “experiences” that are based on human experience or 
historical data and outcomes acquired by the controller. In the realm of automation AI 
is most prevalent in robotics with AI concepts being applied to motion control, 
balance, sight based on image recognition and image processing etc. With the growth 
in processing power in most controllers, AI will become a more prevalent feature as 
knowledge and trust in the field grows. 
1.2 Overview 
 
Given the advancement of technology, the need be efficient in order to drive financial 
gains and the need to be competitive, Spoornet acknowledged the necessity to 
streamline their processes and methods of operation in order to improve their 
efficiency, reduce cost and increase profit. One way of achieving this is through the 
automation of processes that require skilled staff to perform simple and time 
consuming tasks. The objective of this research project was to design an embedded 
controller and GUI that will automate the Volt-Drop Test process.  
 
The successful design principles, techniques and findings from this research and 
design process will be used to automate other such tests and processes in workshops 
and test centers. The reason for the design approach as opposed to the purchasing of 
controllers is based on Spoornet having a wealth of recourses in terms of equipment, 
facilities, funding and engineers, all of which have been used successfully to design, 
build and install embedded systems onboard locomotives. It was therefore a natural 
extension to use these resources to design controllers to automate processes in 
workshops and test centers.  
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This research and design was undertaken according to the mandate given by Spoornet 
to design an embedded controller and GUI for the automation of the Volt-Drop test. 
All software and firmware development is entirely the original work of the author. 
Where mathematic equations were encoded to form the computation algorithms for 
the GUI, the sources were quoted. The sources are purely mathematic books, which 
only provided equations, the coding of the equation as a function in the GUI was the 
work of the author. The circuit design is also entirely the original work of the author, 
except for the standard circuitry that is stipulated by the manufacturer for the setting 
up of the 555 Timer, the AT89S51, the MAX 701, the MAX 4622, the MAX 232 and 
the MAX 1166. This standard circuitry includes quartz crystals, capacitors and 
resistors that are stipulated by the component manufacturer in the component 
datasheet for the correct operation of the component.  
 
In certain instances the suggested values were changed to suit the application for 
which the component was used. Other than the standard manufacturer component set-
up circuitry, all designs, component choices and calculations were undertaken by the 
author. This includes all circuit designs, schematic designs, component choices, PCB 
layout and design, protection circuitry that was required, EMI protection and software 
and firmware development. This work is also based on the experience that the author 
has gained during the design of controllers which operate on locomotives, especially 
in highly electrically noisy environments. One such design was that of a Weak-field 
controller for a pneumatic Weak-field switch array on the 6E class of electric 
locomotives. 
 
Given the mandate, the first phase of the research into embedded controllers and 
embedded system design involved research into microcontrollers. Once the basic 
principals were understood, more complex concepts such as Interrupts and Interrupt 
Service Routines, as well as Serial Communications were tackled, as these are key 
features that the controller would require for effective operation. The next phase in 
this project involved devising a practical concept for the automation of the Volt-Drop 
Test. From this phase, the author was able to decipher the number and types of 
transducers that would be required to monitor the system and provide the relevant 
feedback, as well as gauge the number and types of outputs that would be required by 
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the Drives and Drivers of the associated actuators (off-the-shelf Drives are used for 
motor control and off-the-shelf Drivers are used for IGBT switching). With 
knowledge of the number of inputs and outputs that the embedded system would 
require, as well as the expected input and required output, electrical signals that would 
enter and leave the system, an interfacing Digital and Analogue System was designed. 
These networks form the interface between the signals being received from sensors 
and transmitted to Drives and Drivers, and the microcontroller core. 
 
The digital system involves level shifting, signal conditioning and logic 
manipulations. Also part of the digital system is the Analogue to Digital Converter 
(ADC) [8]. The ADC is controlled by the Communications Microcontroller, which 
also reads the data made available on ADC’s eight-bit parallel output bus. The ADC’s 
analogue input is the last stage in an analogue network that is responsible for the 
rejection of any signals that are out of the ADC Analogue input range. Considerable 
time was also spent in researching components such as ADCs, instrumentation 
amplifiers, semiconductor based analogue switches, optical sensors, proximity 
switches, motor drives, IGBT drivers etc. 
 
The development of the GUI was carried out in parallel to the design of the controller. 
For the GUI development, the principals and techniques of object orientated 
programming had to be understood before the interface was designed and coded. A 
critical aspect during this phase was the establishment of a serial communication link 
between the GUI and the controller. During development however, the controller was 
not available to test the GUI’s response to prompts and data transmitted from the 
controller. It was for this reason that a simulation interface was designed to mimic 
data that was transmitted by the controller.  
 
Using the simulator, the author was able to monitor the GUI’s response to prompts 
and ascertain the accuracy of the calculations carried out by the GUI. The GUI was 
not only designed as an interface to the automated system. Along with data analysis, 
test results are automatically saved in files that bear the same name as the serial 
number of the armature under test in a predefined destination that is specified using 
the GUI. This is done in order to create a test history of each armature tested. At the 
end of a test, the user also has the option of printing an official test report that reflects 
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the name of the user, the type of armature under test, the date of the test, armature 
winding faults that were logged during the test, as well as an undertaking, that has to 
be signed by the user, to remedy these faults. 
 
Once the two entities, these being the controller and the GUI, were fully developed, 
additional features were integrated into the system before the testing phase of this 
project began. Two of these features ensure a greater level of accuracy during data 
acquisition and analysis. The first is the ability of the system to capture one hundred 
consecutive readings on a single pair of bars and record these readings on an Excel 
spreadsheet, which is also automatically saved along with the Fault Logged results. 
Presently, the average of the one hundred readings is used in calculations and is 
displayed on the GUI. However, any other filtering or statistical methods algorithm 
can replace the averaging algorithm in order to group the most relevant readings, and 
use an average of those grouped readings in the calculation algorithm. 
 
The second feature is the addition of a calibration screen. At this point, the calibration 
screen is used by the administrator to capture readings and compare them to injected 
values, thus aiding the administrator to “tune” the controller in order to gain more 
accurate values. It is however envisaged that this calibration screen will in the near 
future be used to apply software calibration techniques in order to calibrate the 
system. 
 
Tests were carried out on the controller to verify that the physical automation process 
operated as was required and designed to operate. Data accuracy and computation 
algorithms that formed the basis of the GUI were also tested. 
 
The reader will be lead from the present Volt-Drop Test process to the overall design 
concept of the automated process and then to the more specific machine, software and 
electronic hardware design concepts. This finally leads to the discussion on the actual 
hardware, software and machine design that encompassed the specific considerations 
and factors that needed to be taken into account in order to implement the project 
practically. Each phase is discussed with reference to technical explanations, 
reasoning and decisions so that the reader may follow the entire design process from 
conceptualisation to testing. 
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This chapter illustrates the process to be automated. The theory of the Volt-Drop Test 
is briefly discussed along with the present test processes and the shortcomings 
thereof.  
1.3 Background of the Volt-Drop test 
 
The Volt-Drop test is carried out on armatures in order to test the integrity of the 
windings. This test is conducted on locomotive traction motors that have failed during 
operation and have been brought in for repairs. The Volt-Drop test is one of the first 
tests conducted after the motor has been stripped and cleaned. This test is also 
conducted prior to the armature being passed for assembly into the traction motor. 
The stator of the traction motor undergoes a different test and repair procedure. 
 
The Volt-Drop test is a simple yet effective test. The effectiveness of the test 
however, depends on the accuracy of the test equipment. Very basically, the test 
entails the injection of a high current, via probes, to the commutator of the armature 
under test. The volt-drop across each pair of bars, hence across the winding that the 
bars are connected to, is measured and is compared to a reference value. The 
reference value is usually the volt-drop measured across the first pair of bars that were 
tested. If this comparison depicts a large percentage variation from the reference 
reading, the armature winding that is connected to that pair of bars, is either damaged, 
open circuited or short circuited.  
 
The distinction between these three conditions is made evident by the value of the 
reading acquired for that pair of bars. Short circuited windings will be reflected by a 
potential difference reading that is very nearly zero volts whilst open circuited 
windings will be reflected as a potential difference reading that is equal to the 
potential of the supply test current (+15VDC maximum). Damaged windings will be 
reflected as a percentage variance from the reference reading. Typically any variance 
larger than 5% is considered by depot engineers as a reflection of a damaged winding. 
One should however note that if there are constant faults being recorded for each pair 
of bars after the pair on which the reference reading was taken, it is highly probable 
that the winding on the reference pair of bars itself was damaged. In this case, a new 
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reference reading is recorded on a different pair of bars. More detail into the present 
test process follows in the section below. 
 
1.4 Present test program and short-comings 
 
Presently, a trained technician carries out the volt-drop test. The author has observed 
two different test techniques at two test bays situated in different parts of the country. 
The first technique that was observed is as follows: The armature under test is placed 
on rollers and a test current of 350Amps (max), is available to the commutator of the 
armature under test, via two current probes mounted roughly 30° apart, on a semi-
circular frame. This current is applied to the commutator when a footswitch is 
pressed. At this point the technician holds two probes, one on each consecutive bar, 
and measures the potential difference or volt-drop between them. The variance from 
the reference reading, which is usually the first reading, if large, reflects a short 
circuit, open circuit or a damaged armature winding. The test instrument that 
measures the volt-drop variation is zeroed on the first pair of bars.  
FIGURE 1-1: PRESENT TEST INSTRUMENT 
 
This is now the reference value. On either side of the zero mark percentage variance 
markings are present. If the needle deflection on a pair of bars is within a chosen 
percentage variance, the pair is passed and the next pair is tested. If the needle 
deflection falls outside a chosen range that pair of bars is marked for further attention. 
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After the reading has been taken, the test current to the armature is switched of by 
releasing the footswitch, and the technician rotates the armature by hand to the next 
pair of consecutive bars. The process is then repeated until the voltage drops between 
all bars have been taken. 
 
The second technique is similar to the first with the difference being that the test 
current probes are held onto an armature (also roughly 30° apart) by means of a 
weighted band. This is a non-conductive band that is 3cm wide with weights on either 
end. Once slung over the commutator the weights on the ends of the band allow for 
the current probes to be held firmly between the commutator and the band.  
 
The current is switched on once and the readings are taken bar-to-bar using the same 
instrument mentioned above. The current is not switched off, the supply probes are 
simply moved from section to section until the entire commutator has been tested. 
This method is not recommended and is discouraged by company policies and safety 
regulations due to the possibility of electric shock if the supply current probes are not 
handled with care. The only reason the author can deduce for adopting this practice is 
that this method is considered easier to implement and is far less time consuming. 
 
The figures that follow will give the reader a better understanding of the present test 
setup. Please note that the Commutator End Bearing and Front End Bearing are 
separate units which are fixed onto the armature shaft in order to enable rotation on 
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FIGURE 1-2: PRESENT TEST SET-UP 
 
FIGURE 1-3: COMMUTATOR – TOP VIEW 
 
In Figure 1-3, the reader will notice the distinct grooves between the commutator 
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before the volt-drop test, some commutators are simply turned in a lathe leaving the 
Epoxy Resin between the commutator bars. This makes no difference to the actual test 
however it is an important issue that has to be considered when choosing a sensor to 











FIGURE 1-4: COMMUTATOR – FRONT VIEW 
 
The shortcomings of these test methods become apparent when one considers the fact 
that some faults on the windings pass through undetected. There are two reasons for 
this. The first relating to the accuracy of the test instrument being used and the other 
is the manner in which the test is carried out by the technician. Due to a lack of test 
evidence, the tests are sometimes conducted in a haphazard manner. A further 
shortcoming of the present test is that there is no record created, soft or hard copy. A 
test history can therefore not be created. Further, this task is repetitive, uncomplicated, 
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Chapter 2 
Project Concept and Overview 
2.1 Design Objectives 
 
The objective of the design of the controller for the Automated Volt-Drop Tester is 
twofold. The first aim is addressed by automating the test. This introduces cost 
effectiveness and reliability into the armature refurbishing process. The second aim is 
addressed through the capturing and storing of digital test data. Using this data, a 
history of an armature can be created and test technicians can be held accountable for 
overlooking the detected faults as the recorded test results, which reflects the name of 
the technician, serves as evidence. The overall accuracy of the system is also 
improved by the introduction of an electronic means of capturing volt-drop readings. 
 
2.2 Project Scope 
 
This project entailed the design of an Embedded Controller and a Graphic User 
Interface that controls the motion, inputs and outputs of a mechanical structure which 
enables the automation of a Volt-Drop Test as well as taking voltage readings that can 
be analysed, displayed and stored. The aforementioned controller consists of an 
embedded core i.e. a pair of microcontrollers, which analyse input data from the 
system and then prompts the appropriate output devices. 
 
The interface between the system to be controlled and the embedded core is a digital 
system. This digital system was designed to condition signals before they are input to 
the microcontrollers. The digital system also provides the appropriate signals and 
voltage levels as inputs to drivers, drives and other output modules. 
An analogue signal-conditioning module was also designed. The purpose of this 
module is to provide the input to the ADC with a volt-drop reading that is within its 
input range. 
A Graphic User Interface (GUI) was designed to provide the controller with the 
required information, provide the user with a tool to monitor the system and test the 
 
Chapter 2 - Project Concept and Overview 
Mr. S. Matadin    2001 027 41 16 
progress as well as a means to save data collected during tests. Visual Basic 6 was 
used to develop this GUI. 
 
A Remote Graphic User Interface (RGUI) was also developed using Visual Basic 6. 
The RGUI is installed on the desktops and laptops of authorised persons based 
anywhere in the country with access to the network. The GUI updates and creates 
records on the network. The RGUI enables a remote user to view records from any 
network position at any time. 
 
The aim of this project was not to “redesign the wheel”. Where components and 
modules are commercially available there is no need to design or develop them. These 
devices have been researched, designed, built and tested by leaders in the specific 
field. Their reliability has been proven in industry. It is therefore logical and cost-
effective to incorporate these modules into the system as it will add to the reliability 
of the system and reduce cost as time and money would have to be invested in the 
research, design, building and testing of these modules. 
 
The control of motors, in terms of speed and soft-starting, is not within the scope of 
this project and will be accomplished by drives that are readily available as off-the-
shelf units. The design of drivers for IGBTs is also not within the scope of this 
project. IGBT drivers are commercially available and are recommended for, or 
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2.3 Design Concept 
 
The design concept will be discussed under two more specific headings, namely, the 
Automation and Machine Design Concept and the Data Acquisition Concept. 
 
2.3.1 Automation and Machine Design Concept 
FIGURE 2-1: SYSTEM BLOCK DIAGRAM 
 
In order to design an efficient machine and controller that carries out all the 
operations required to perform the test, time had to be spent in the test bay observing 
and conducting tests. It was noted that in terms of basic operation, the armature under 
test had to be rotated, the commutator bars had to be detected, the test probes had to 
be lowered and raised, the test current supply had to be switched and the reading 
analysed. For the design of the automated system, which includes the test machine 
(physical test station) and controller, each of these tasks had to be accomplished using 
transducers, actuators, electronic hardware systems or software. 
 
In this system a PC or Laptop that interfaces with the controller runs software that 
provides a Graphic User Interface (GUI) to the system. The test and test machine can 
be controlled via the interface. The interface displays the test status, faults logged and 
system errors when they occur. The GUI also performs analysis and storage of data. 
Analysis and storage of data will be discussed under the heading Data Acquisition 
Concept. The figures that follow are aimed to aid the reader in the understanding of 
the mechanical design concept for the Physical Test Station. These figures do not 
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taken by the manufacturer, however, the concept remains the same. These are the 
original sketches that were presented to mechanical engineering companies in order to 
describe the system that was required.  
 
The mechanical system is designed to operate as follows under the control of the 
embedded controller and GUI. A test has to be set-up by the test technician. The 
technician ensures that the armature to be tested is lowered into the correct position 
using an overhead crane. Once the armature is in position the test technician lowers 
the Test Current Probes onto the surface of the armature ensuring that the Test 
Current Probes are roughly 30° apart. See Figure 2-5 for a front view sketch of the 
Test Current Probes.  
 
The Test Current Probes are the probes from which the Test Current is injected 
though the armature under test via an IGBT. The IGBT is used to switch the Test 
Current. The Test Current Probes are lowered onto the commutator and are fixed into 
place at the start of the test and are in no way attached to the Detection Unit. These 
probes are never raised off the surface of the commutator at any time during the test. 
Once the Test Current Probes are fixed into place, the technician must position the 
Detection Unit such that two consecutive bars are detected. See Figure 2-6C and 
Figure 2-6D. The detection of the bars on the commutator is accomplished through 
the use of an optical detection sensor unit.  
 
The optical sensor operates on the principal of emission and reflection. A laser beam 
is emitted onto a surface by the unit and the reflection is detected by an optical sensor 
on the same unit. These optical sensors, together with the spring mounted test probes 
(see Figure 2-6A) form the Probe and Sensor Unit as shown in Figure 2-6B. The 
Detection Unit Head comprises of one fixed Probe and Sensor Unit and one sliding 
Probe and Sensor Unit as shown in Figure 2-6C. The Detection Unit is set up such 
that two consecutive bars are detected by lowering the unit to the surface of the bars, 
typically between 50mm and 70mm above the surface of the bars, and ensuring that 
the fixed Probe and Sensor Unit detects a bar. This is indicated by the green LED on 
the optical sensor switching on. This is a built-in feature on the optical unit. Once this 
occurs the sliding Probe and Sensor Unit is slid into position above the immediate 
next bar until the green LED on that optical sensor is also switched on. Once this has 
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occurred the sliding Probe and Sensor Unit is fixed into position using the wing-nut as 
shown in Figure 2-6C and Figure 2-6D. The Detection Unit Head is then raised to its 
original position by the test technician. 
 
Once the set-up has been completed the technician begins the test using the GUI. The 
armature under test is then rotated by the Armature Drive Motor via a gear drive 
system until the next pair of bars has been detected. See Figure 2-2. When a pair of 
bars has been detected, the Armature Drive Motor is stopped and the armature is 
locked into place using a solenoid in the gear drive unit. The signal to the solenoid 
driver that allows for the energising and de-energising of the solenoid is the same as 
the signal used to stop and start the Armature Drive Motor via the Armature Drive 
Motor drive. Note that this gear drive unit is to be designed by the mechanical 
engineering company that was awarded the tender to design the mechanical system.  
 
Once the armature under test has been locked into place the test current is switched on 
via an IGBT and the Detection Unit Head is lowered onto the surface of the 
commutator bars via the Detection Unit Drive Motor and the Mechanical Linear Setup 
which incorporates a mechanical power thread/screw [13] system much like that used 
in a mechanical press as shown in Figure 2-3 and Figure 2-4. The Detection Unit 
Drive Motor rotates, lowering the Detection Unit Head until both the spring mounted 
Test Probes are on the surface of the bars with sufficient pressure. This is indicated by 
the mechanical switches that are “Made” when the test probes are on the bars. See 
Figure 2-6A. Once this is signaled, the Detection Unit Drive Motor is stopped and the 
Detection Unit Head is held in position by the mechanical power thread which is 
designed not to allow movement unless it is being rotated.  
 
Test readings can now be taken on this pair of bars. Once the reading has been 
completed, as signaled by the GUI, the Detection Unit is raised by rotating the 
Detection Unit Drive Motor in the opposite direction. The Detection Unit is raised to 
its original position, which is signaled by the mechanical switches on the Mechanical 
Linear Setup as shown in Figure 2-3 and Figure 2-4, and the Test Current is switched 
off. This marks the end of one test cycle. To begin the next test cycle on the next pair 
of bars the controller waits for a prompt from the GUI. Upon receiving this prompt 
the solenoid in the gear drive unit is de-energised thus unlocking the armature under 
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test and the armature is rotated by the Armature Drive Motor until the next pair of 
bars has been detected. This continues until the last pair of bars has been tested. Note 
that future references to the stopping of the Armature Drive Motor will imply both the 
signal to stop the Armature Drive Motor and the locking of the armature under test.  
Future references to the starting, prompting or rotating of the Armature Drive Motor 
will imply both the signal to start the Armature Drive Motor and the unlocking of the 
armature under test. 
 
Initially mechanical switches were to be used on the Mechanical Linear Setup and on 
the spring mounted Test Probes to indicate position of the Detection Unit Head and 
the state of the Test Probes respectively. However, seeing as these applications entail 
a high number of repetitive on-off transitions when monitoring the position of the 
Test Probes and the initial position of the Detection Unit, the mechanical switches 
were replaced by non-contact inductive proximity switches. This was done because 
mechanical switches entail the physical “making” and “breaking” of metal alloy 
contacts and due to the high number of transitions, these contacts will wear after short 
periods thereby reducing the lifetime of the mechanical switch to much lower than 
that of non-contact switches. This is discussed further in Section 5.1.4 and Section 
5.1.5. Due to the cost of the inductive proximity switches, one switch instead of the 
two depicted in Figure 2-3 is used to detect when the Detection Unit has returned to 
its initial position. Although the type of switch has been changed from those reflected 
in the sketches provided, the principle purpose and positioning of the switches remain 
the same.  
 
 
FIGURE 2-2: SKETCH OF TEST SETUP [LEFT VIEW] 
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FIGURE 2-4: SKETCH OF MECHANICAL LINEAR SETUP [LEFT VIEW] 
 
The switches shown in Figure 2-3 and Figure 2-4 indicate when the Detection Unit 
Head has been returned (is raised) to its original position. The switch shown in Figure 
2-6A indicates when the Test Probes are resting on the pair of bars under test with 
adequate pressure as supplied by the compressed spring. 
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FIGURE 2-5: SKETCH OF TEST CURRENT PROBES [FRONT VIEW] 
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FIGURE 2-6D: SKETCH OF THE COMPLETE DETECTION UNIT HEAD (ABOVE 
A PAIR OF COPPER BARS) [TOP VIEW] 
 
Detection Unit Frame 
Fixed Probe & 
Sensor Unit 
 
















Chapter 2 - Project Concept and Overview 
Mr. S. Matadin    2001 027 41 24 
Given that this machine has to perform specific tasks at certain times, an algorithm 
was developed to facilitate smooth and accurate task execution. The said tasks are 
based on information received from three sources:   the machine itself, the controller 
and the Graphic User Interface. In order to better understand the above-mentioned 
algorithm, the discussion that follows will describe the Graphic User Interface and 
controller and their roles in the system. 
 
The controller core consists of a pair of embedded microcontrollers that interface with 
a digital system and an analogue system. Each of these two microcontrollers has a 
specific role. One microcontroller is tasked with the automation procedures and is 
aptly named the Automation Microcontroller (AM) whilst the other is tasked with 
data acquisition and communication with the GUI, and is called the Communications 
Microcontroller (CM). These two microcontrollers communicate with each other via a 
port-to-port parallel bus.  
 
The CM communicates with the GUI via a serial link, where the UART of 
microcontroller is interfaced with the serial port of a PC or Laptop. The test 
technician completes the GUI data fields. Using this information, the GUI analyses 
the input data and calculates and displays the test status. The relevant information is 
then transmitted to the CM, which in turn communicates with the AM. Information is 
also transmitted in the opposite direction, from the AM to the CM to the GUI. The 
system is designed to operate in one of two modes: Automated or Manual.  
 
In Automated mode, the mechanical system is controlled by the controller via the 
AM. In Manual mode, the automation functionality is disabled and the CM and GUI 
are used to capture, analyse and record readings. The operation of the GUI and the 
controller is discussed in detail in Chapters 3 and 4 respectively. Figure 2-7 presents 
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FIGURE 2-7: BASIC SYSTEM FLOW CHART  
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Errors 1, 2, 3 and 4 are the result of undesired events occurring in the system during 
operation. When any one of these errors occurs the AM enters the relevant subroutine 
and informs the CM which then also enters its relevant subroutine. The CM in turn 
informs the GUI of the error so that it is reflected on the interface. 
 
Error1 occurs when a pair of bars is not detected by the optical sensors within a 
specified time. This time is calculated by recalling the time taken for the detection of 
the previous pair of bars and adding an additional twenty percent of this previously 
recorded time. 
 
Error2 occurs when the test probes are not present on the surface of the commutator 
within a pre-selected default time. This occurs when the switches shown in Figure 2-
6A and Figure 2-6B are not “made” within the default time.  
 
Error3 occurs when the test current is not switched off before a pre-selected default 
time has expired. If the period of time measured from the instant that the 
microcontroller pulses the IGBT driver to switch on the Test Current, till the instant 
that the microcontroller pulses the IGBT driver to switch off the Test Current, is 
greater than the default time, Error3 will be signaled. This condition is monitored by 
the Test Current On-Time Timing Module which is discussed in Chapter 5. 
 
Error4 occurs when the test probes are not raised to their original position within a 
specified time. This time is calculated by recalling the time taken to lower the test 
probes onto the surface of the commutator and adding an additional twenty percent of 
this previously recorded time. The switches shown in Figure 2-3 and Figure 2-4 
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2.3.2 Data Acquisition Concept 
 
The input module that measures the volt-drop across each pair of bars is made up of 
three distinctive sub-modules. These are the Input Instrumentation Amplifier, Signal 
conditioning and the Analogue to Digital Conversion. The Analogue to Digital 
Converter that was chosen has a resolution of sixteen bits and an eight bit parallel 
output bus that interfaces with an eight bit input port on the CM. The sixteen-bit word 
is saved as two bytes (high byte and low byte) in allocated registers in the CM. These 
two bytes are then transmitted to the GUI where it is analysed. Analysis comprises  
the conversion of the received data into the correct data type and then using this value, 
the actual volt-drop reading is calculated. This calculated volt-drop reading is then 
compared to the reference value and if the variation is greater than the pre-selected 
percentage variance on the GUI, a fault is recorded. Based on the results of the 
analysis, the GUI either records the reading as a fault or signals the AM via the CM to 
continue to the next pair of bars. The GUI allows the user to set the following 
properties before a test can commence 
 Select the type of armature to be tested 
 The allowable percentage variance from the reference value and 
 The destination on the hard drive, or network where the recorded data is to be 
saved. 
The RGUI allows for authorised persons to view records from remote locations, 
provided that there is access to the network. The capturing of data and the analysis 
thereof is covered in detail in Chapters 3, 4 and 5. 
 
2.4 System Advantages and Features  
 
This system will address the problem of inaccurate readings and the lack of recorded 
data and armature test history. The fact that the system is automated allows for skilled 
staff to be deployed in critical areas while the tests are being conducted. Looking 
ahead, if multiple units are built and placed in test bays, more than one test can be 
carried out at the same time with one member of staff overseeing the entire process. 
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Below the reader will find a list of the system’s main features.  
 User name and password 
 Administrator name and password 
 Lockout  
 Armature serial number (Job number) 
 Time and date of test 
 Duration of test 
 Automated operation – Motion, bar detection, test current switching and data 
acquisition are governed by the controller 
 Manual operation – Physical motion, bar detection and test current switching 
are controlled by the test technician. Data is acquired automatically when 
prompted by the test technician 
 Error indication 
 Printout of all recorded faults 
 Addition of new armatures settings (only administrator) 
 Addition of new percentage variance settings (only administrator) 
 Set new destination for data files (only administrator) 
 Emergency stop 
 Test history for armatures (Save and View test files) 
 Bar under test 
 Number of bars remaining 
 Number of faults logged 
 Delete files (only administrator) 
 Record reference value 
 Data analysis and processing 
 Fault display 
 Test status 
 Reference value reset 
 Test status reset on reference value reset. 
 Remote Graphic User Interface (RGUI) to view records from remote 
locations. 
 Additional Features 
 The ability to automatically take repetitive readings on a single pair of bars 
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 Automatically record each reading and the average of all the readings for a 
pair of bars on an Excel Spreadsheet. Also automatically save Excel 
Spreadsheets at the end of tests. 
 Calibration of the system using the GUI. 
 Multiple, unique user names and passwords 
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Chapter 3 
 
Graphic User Interface (GUI) Development 
 
 
The GUI provides a means to control the automated machine as well as a means to 
capture, analyse and store data. See Appendix A for a screen capture of the GUI and 
Appendix C for the complete GUI source code. Also see Appendix P for a detailed 
discussion including flow diagrams and code extracts. In order to perform the above 
two functions, reliable communication between the GUI and the Controller is 
imperative. As previously mentioned, the GUI communicates directly with the 
Communication Microcontroller (CM) which then in turn communicates with the 
Automation Microcontroller (AM). 
 
FIGURE 3-1: SYSTEM BLOCK DIAGRAM 
 
In order to understand the function of the GUI, the communication between GUI and 
the CM has to first be discussed. 
 
The GUI and the CM communicate serially using their respective serial ports which 
are setup to interact as required. In this chapter the author will discuss how data is 
processed from the point at which it is present in the GUI serial buffer and the 
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The interface between the GUI and the serial port (RS232) of a PC or Laptop using 
the Visual Basic 6 development environment is the MSComm component. Once 
enabled the properties of the MSComm component have to be set so that they mirror 
the settings for the CM serial port.  
 
 
3.1 A walk through the GUI 
 
The aim of this walk through is to lead the reader through the features, functions and 
code behind the Graphic User Interface. Screen captures will help the reader to 
understand how the GUI responds to user prompts and data that is received. See 
Appendix A for a true representation of the GUI and Appendix O for a GUI 
PowerPoint Presentation. The GUI is divided into two separate parts, one being the 
Test Setup Fields and the other being the Test In Progress Fields. Each of these will 
be discussed individually in the sections that follow. 
 
3.1.1 Test Setup Fields 
 
3.1.1.1 User Identification Frame 
 
The input fields in this section are used to setup the system for the specific armature 
that is to be tested. The User Identification frame is the location in which the details 
of the staff member  performing the test are entered.  
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FIGURE 3-3: USER IDENTIFICATION FRAME ON THE INITIAL TEST SCREEN 
 
Initially, except for the New Test button encircled in Figure 3-2, all the buttons and 
text input boxes are disabled. On clicking the New Test button in the Password frame 
the Enter button is enabled and replaces the New Test button. See Figure 3-4. 
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FIGURE 3-4: INITIATE TEST SCREEN 
 
 
FIGURE 3-5: USER IDENTIFICATION FRAME ON THE INITIATE TEST SCREEN 
At this stage, except for the Enter button, all other control buttons are disabled and 
except for the Password text input box all the text input boxes are still disabled. To 
enable the GUI the correct user password has to be entered. This password was 
originally a generic password that was assigned to the system. Any staff member that 
was assigned to use this system was to use this password. This has subsequently been 
changed such that each user has a unique username and password that is chosen by 
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the individual. The username and password is stored in a file on the PC or laptop 
hard-drive and is accessed and/or edited via the GUI whenever need be.  
 
The login system requires that the password is entered in order to use the system. If 
the password is one that exists in the Username and Password file, the username that 
is associated with the entered password is displayed in the Name text box. This 
method is used to ensure accountability as the username displayed in the Name text 
box is the name that is printed in the test report and saved in the test history file. The 
username and password feature is discussed in detail in Chapter 6 under the heading, 
Multiple User Names and Passwords.  
 
On entering the incorrect password GUI informs the user that the password is 
incorrect as well as the number of attempts that remain. See Figure 3-6A and Figure 
3-6B. 
 
FIGURE 3-6A: GUI REPRESENTATION WHEN AN INCORRECT PASSWORD 
HAD BEEN ENTERED  
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FIGURE 3-6B: MESSAGE BOX INFORMING THE USER OF THE NUMBER OF 
TRIES THAT REMAIN 
 
If, on the third attempt, an incorrect password is entered the message box depicted in 




FIGURE 3-7A: MESSAGE BOX INFORMING THE USER THAT HE/SHE HAS 
BEEN LOCKED OUT  
On acknowledgement of this message (by clicking on the OK button) the Lock Out 
frame is activated. The Lock Out frame hides every input and output function of the 
GUI, except for the Administrator Password functionality. See Figure 3-7B. The 
administrator password is used by a member of staff that is responsible for the 
supervision of the tests as well as the test technicians. This password allows the 
administrator to access and edit properties such as the Armature Properties, Test 
Parameters, Directory path and Unlocking. A user with a basic user password does 
not have the ability to edit these properties. Note that only the administrator can 
unlock the system once it has been locked.  
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FIGURE 3-7B: LOCK OUT SCREEN 
3.1.1.2 Armature Properties Frame 
 
It is here that the user selects the armature type that is to be tested. See Figure 3-7C.  
FIGURE 3-7C: ARMATURE PROPERTIES FRAME 
 
The list of armatures is created by completing the New Armature Name and Number 
of Commutator Bars field and then clicking on the Add New Armature button. As 
mentioned previously, this functionality is only available to the administrator, 
therefore upon clicking the above mentioned button, the user is asked for the 
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administrator password before the new armature is added, see Figure 3-8 and Figure 
3-9. If an incorrect password is entered the new armature will not be added. For the 
removal of armatures from the list the Click To Remove Highlighted Armature 
functionality is used and is a functionality only available to the administrator. The 
reason for limiting access to these property fields is to exercise control over the test 
system. The user may only use the system and may not define any test limits and 
conditions other than those available to him/her. 
 
 
FIGURE 3-8: ADMINISTRATOR’S PASSWORD PROMPT 
 
FIGURE 3-9: GUI DISPLAYING THE ADMINISTRATOR’S PASSWORD PROMPT 
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All armatures that appear on the list are stored in a sequential file. This sequential file 
is accessed and/or edited when creating the list of armatures that are to be tested, 
adding a new armature to an existing list or deleting an armature from the list.  
The destination to which this file is saved is determined by Default Path. This path is 
specified in the Directory Path frame which will be discussed later in this chapter. The 
name of the file is Arm.  
 
3.1.1.3 Job Number Property Frame 
 
FIGURE 3-10: JOB NUMBER PROPERTY INPUT FRAME 
 
It is in this input box that the armature serial number is entered. This serial number is 
reflected in the test report printout and it is also used as a file name under which the 
test results are saved. As will be discussed later in this chapter, tests are saved in files 
bearing the serial numbers of armatures as filenames in order to generate a test history 
for each armature. When a test is carried out on an armature with a file name (serial 
number) which does not appear in the file containing the list of armatures that were 
previously tested, that armature is added to the saved list, i.e. its serial number is 
added to a sequential file named ‘Saved_List’.  
 
A sequential file bearing the name of the serial number of the armature is also created 
and it is here that the test results are saved. When saving a test for an armature with a 
serial number that already exists the content of the Job Number Property frame is 
compared with the list of serial numbers in the ‘Saved_List’ file.  When a match is 
found that file is opened and the present test details are added to it. If no match is 
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3.1.1.4 Test Option Property Frame 
 
 
FIGURE 3-11: TEST OPTION PROPERTY FRAME 
 
This property frame allows the user to choose between Automated and Manual 
modes by selecting the appropriate option. Once a selection is made it is reflected in 
the Test Status property frame, as show on Figure 3-12 below. 
FIGURE 3-12: TEST STATUS PROPERTY FRAME 
 
In Automated mode the entire system is enabled. This means that the controller, more 
specifically the Automation Microcontroller (AM), controls the mechanical system 
according to the commands from the GUI and the Communication Microcontroller 
(CM). In Manual mode, the automated control functionality of the system is disabled 
and the AM enters power-down mode. Only the data acquisition, analysis and storage 
functionalities of the system are available to the user. In this mode, the test technician 
is responsible for placing the test probes on the commutator bars and switching the 
test current using a footswitch.  
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3.1.1.5 Test Parameter Property Frame 
FIGURE 3-13: TEST PARAMETER PROPERTY FRAME 
 
The Parameter Property Frame is where the user stipulates the allowable percentage 
variance (i.e. percentage difference) of present reading from the reference reading. 
This value is then stored in variable Percentage to be used in the Calculation 
subprogram. Different ranges can be added and removed from the available options 
by the administrator in exactly the same was way as the Armature Properties Frame. 
The operation of this frame is identical to that of Armature Properties Frame therefore 
the author will not enter into a discussion on the operation of this frame. 
 
3.1.1.6 The Date and Time Frames 
 
 
FIGURE 3-14: DATE AND TIME PROPERTY FRAME 
 
These output fields reflect the date and duration of the test. On starting the test, by 
clicking the Start button, the date and the current time (Test Started) is uploaded from 
the PC’s internal clock.  
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When a test ends, either naturally (when all the bars have been tested) or unnaturally 
(when an emergency stop has been invoked), the end time of the test (Test Ended) is 
uploaded from the PC’s internal clock.  
 
3.1.2 Test In Progress Fields 
 
3.1.2.1 Fault Log List 
 
The Fault Log list is a list that displays each reading that falls outside the specified 
percentage variance range. It is also the screen that is used to display all relevant test 
information and test history that is retrieved from stored files.  
 
FIGURE 3-15A: THE FAULT LOG SCREEN DISPLAYING PRESENT TEST 
FAULTS 
Figure 3-15A depicts a typical test fault log. This is what the user will see during the 
test as faults are recorded. Figure 3-15B illustrates the same test results that have been 
recalled from a stored file. 
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FIGURE 3-15B: THE FAULT LOG SCREEN DISPLAYING RETRIEVED FILE 
DATA 
 
Figure 3-15B depicts a saved test that has been recalled in order to view the stored 
results. Critical information such as the job (serial) number, the operators name, the 
type of armature (the armature name and the number of bars on the commutator), the 
allowable percentage variance and the date of the test are displayed.  
 
Under ‘Recorded Faults’, each fault is recorded with the following information: the 
number of the pair of bars on which the fault was recorded, the percentage variance 
from the reference reading, the actual volt-drop reading across the present two bars, 
the actual reference reading and, in the event of an emergency stop, the pair of bars on 
which such a stop was initiated.  
 
3.1.3 The Control Commands 
 
The control commands are used to prompt the controller, and where necessary the 
automated machine, to react to a user initiated event. There are three controls that may 
be used under normal test conditions when none of the system errors have occurred. 
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FIGURE 3-16: CONTROLS FOR NORMAL TEST CONDITIONS 
In the event of an error, the two controls to be used are the Continue After Error Pause 
and the Manual Reading as shown in Figure 3-17A and Figure 3-17B.  On an error 
that requires a manual reading to be taken, i.e. Error1 and Error2, the Manual Reading 
Control is enabled and the Reading Prompt turns green. A red Reading Prompt alerts 
the user that the system is not ready to take a manual reading whilst a green setting 
indicates to the user that the system has been prepared for a manual reading 
procedure. The user clicks on the Manual Reading button on the GUI when the 
reading is about to be taken. Thereafter the user presses a Manual Reading switch 
situated on the automated machine after the test current is switched on and the test 
probes are set in place. The volt-drop reading is then captured and processed. 
 
 
FIGURE 3-17A: DISABLED MANUAL READING CONTROL 
 
 
FIGURE 3-17B: ENABLED MANUAL READING CONTROL 
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Referring to Figure 3-16, the reader will notice that the first button in the Controls 
frame is the Load button and all other control buttons are disabled. This is to ensure 
that all the data required for a test has been entered correctly in the Test Setup Fields 
as discussed earlier.  
 
Once all the data has been entered the Load button is clicked to upload the applicable 
information to the controller (more specifically the Communications Microcontroller). 
All the input data fields on the GUI are disabled when the Load button is clicked in 
order to ensure that the input setting can not be altered during a test. If any input data 
fields have not been completed when the Load button is clicked a message box or an 
input box appears prompting the user to enter the required data. See Appendix P the 
flow diagram relating to this process. Once the CM has received the information it 
acknowledges having done so by transmitting the ASCII code for the letter ‘d’ back to 
the GUI.  
 
On receiving this, the Load button is replaced by the Start Button and the Emergency 
Stop Button is enabled as depicted in Figure 3-18B. When the user is ready to begin 
the test the Start button is clicked and ‘A’ is transmitted to the controller to begin. 
When the Start button is clicked it turns green, as shown in Figure 3-18C, and the 




FIGURE 3-18B: START AND EMERGENCY STOP CONTROL ENABLED  
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FIGURE 3-18C: START CONTROL BUTTON CLICKED TO BEGIN TEST 
 
After the last pair of bars has been tested the End control button is highlighted in blue 
as shown in Figure 3-19A below. This alerts the user that the test is complete. The 
user must acknowledge this alert by clicking on the End button. The End control is 




FIGURE 3-19A: END CONTROL HIGHLIGHTED BLUE TO ALERT USER 
 
When the End control button is clicked, ‘B’ is transmitted to the controller and the 
End button is highlighted in green to signify the completion of the test.  This signifies 
that the controller has entered powerdown mode and that the data is ready to be 
printed and saved or only saved. Referring to Figure 3-19B, the reader will notice that 
the Print and Save options are now enabled. All the output fields in the Test Status 
Frame and all the input fields in the Test Setup Frame are cleared. Further, all control 
and input buttons, except for the password Enter Button, are disabled. This allows the 
user to begin the next test once a valid password has been entered. 
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FIGURE 3-19B: END CONTROL HIGHLIGHTED GREEN AFTER ALERT IS 
ACKNOWLEDGED 
 
When the detection unit, containing the test probes and optical sensor, is not raised to 
its initial position within the allocated time Error 4 is invoked and the Continue After 
Error Pause control, The Emergency Stop control as well as the Error 4 status display 
are enabled and highlighted as depicted in Figure 3-20.  
 
The GUI is made aware of this error when the ASCII code for the letter ‘L’ is 
received. When this error occurs the user has to assess the problem and if the fault is 
not serious enough to abandon the test, the user will physically raise the unit to its 
initial position. Once this is done and the user is confident that the error was not due 
to an event that may be recurring, the user will click on the Continue After Error 
Pause control for the test to progress as usual. Once clicked all the control buttons and 
displays that were highlighted and enabled due to the error are disabled and are no 
longer highlighted. If the fault is deemed to be serious and possibly recurring in 
nature the user will then click on the highlighted Emergency Stop control to 
immediately stop the test.    
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FIGURE 3-20: CONTINUE AFTER ERROR PAUSE CONTROL ENABLED FOR 
ERROR 4 
 
The last control featured in the Controls frame is the Emergency Stop button. This 
functionality is enabled as soon as the test is started and remains enabled throughout 
the test. If at any point during the test, the user decides that it is unsafe to continue 
with the test, an emergency stop can be evoked by clicking on the Emergency Stop 
control button. When clicked, the Emergency Stop control is highlighted in red, the 
End button is enabled and the ASCII code for the Letter ‘F’ is transmitted from the 
GUI to the CM. The CM then Sets (1) P0.5, which is connected to the AM P1.5 and 
P3.2 (External Interrupt 0). When the AM is interrupted due to External Interrupt 0 
being triggered and P1.5 is High (1), the AM immediately initiates an emergency 
stop. The AM immediately halts the task that was being carried out, switches off the 
Test Current by Clearing (0) P2.7 and safely shuts the system down before entering 
Powerdown mode. The GUI reflects the fact that an Emergency Stop was evoked in 
the Fault Log and waits for the user to click the End button in order to end the present 
test. 
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FIGURE 3-21: EMERGENCY STOP EVOKED 
 
3.1.4 Error Status Frame 
 
The Error Status Frame is where errors are reflected as or when they occur. When no 
errors have occurred, the frame looks like Figure 3-22, with each error status display 
being disabled. 
FIGURE 3-22: ERROR STATUS FRAME 
 
When an error does occur the appropriate display is highlighted red and is enabled. 
Once the user clicks on the error a display message box pops up informing the user of 
the type of error, the cause and possible steps to follow. Only once the error has been 
corrected and the controller communicates this to the GUI, will the highlighted 
display be disabled. Each error and flow chart depicting the steps taken when they 
occur will be discussed in detail in Chapter 4 and Appendix Q. For the purposes of 
this discussion, the author will only concentrate on those events which trigger these 
errors and the manner in which the GUI reflects them. 
 
Error 1 occurs when a pair of bars is not detected within an allocated time. The 
controller is responsible for the timing of this process and if the allocated time has 
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elapsed before the next pair of bars are detected, the controller transmits the ASCII 
code for the letter ‘J’ to the GUI. When the GUI receives a ‘J’ it immediately enables 
and highlights the Error 1 display as well as the Manual reading control. As 
mentioned earlier, a detailed discussion concerning this and all the other errors will 
follow in Chapter 4. See Figure 3-23A for a representation of the Error 1 display. 
When the Error 1 display is clicked the following message appears in a message box: 
"The next pair of bars has not been detected within the allowable period. A Manual Reading must 




FIGURE 3-23A: ERROR 1 DISPLAY 
Error 2 occurs when the detection unit has not been lowered onto the surface of the 
commutator within the allowable time. Here again the controller is responsible for the 
timing of this process and if the allocated time has elapsed before the detection unit 
has been lowered the controller transmits the ASCII code for the letter ‘m’ to the GUI. 




FIGURE 3-23B: ERROR 2 DISPLAY 
 
When the Error 2 display is clicked the following message appears in a message box: 
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"The Test Probes have not been lowered within the allowable period. A Manual Reading must 
now be taken" 
Error 3 occurs when the test current is switched on for a period longer than the 
predetermined allowable time. In this case the controller transmits the ASCII code for 
the letter ‘L’ to the GUI. Unlike the previous two errors, Error 3 initiates an 
immediate Emergency Stop (by transmitting the ASCII code for the letter ‘F’ to the 
controller) and enables the End control function. The GUI still however highlights 
Error 3 in order to inform the user that the Emergency Stop was initiated as a result of 
the occurrence of Error 3. On clicking the Error 3 display the following message 
appears in a message box: 
"The Test Current has been switched on for too long, and as a safety measure an Emergency 
Stop has been invoked. Please Click End, check the device and Restart the Test" 
FIGURE 3-23C: ERROR 3 DISPLAY AND INVOKED EMERGENCY STOP 
 
Error 4 was discussed in the explanation pertaining to the Continue After Error Pause 
Control, however for completeness it has been discussed briefly below. 
Error 4 occurs when the detection unit has not been raised to its initial position within 
the allowable time. When this occurs the controller transmits the ASCII code for the 
letter ‘Q’ to the GUI. On receiving this the GUI highlights and enables the Error 4 
display as well as the Continue After Error Pause and Emergency Stop controls as 
shown in Figure 3-20 and Figure 3-24. The user then assesses the fault and elects to 
either continue with the test by clicking on the Continue After Error Pause button or 
stopping the test by clicking on the Emergency Stop button. 
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FIGURE 3-24: CONTINUE AFTER ERROR PAUSE CONTROL ENABLED FOR 
ERROR 4 
 
3.1.5 Test Status Display 
 
The Status Display is responsible for the summary of the present test at any point 
during the test. As can be seen from Figure 3-25, the information displayed includes 
the number of the pair of bars (i.e. first pair, second pair etc) that is currently under 
test, the number of pairs of bars that remains to be tested, the number of faults that 
were logged, the mode that the system is operating in (i.e. manual or automated) and 
the task that the system is presently performing (i.e. either searching for the next pair 
of bars or taking a reading). 
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FIGURE 3-25: TEST STATUS DISPLAY 
 
3.1.6 Recorded Test Data Option 
 
The user has four options relating to the handling of recorded test data. These are the 
print, save, open and delete options. Each will be discussed individually in the 
subsections that follow. Below is a representation of the options available at different 
stages of the process. 
 
Figure 3-26A depicts the options available after the correct password is entered but 
before a test has started. Figure 3-26B depicts the options available while a test is in 










          (A)           (B)                    (C) 
FIGURE 3-26: TEST DATA OPTIONS 
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3.1.6.1 Print Option 
 
A printed test report is useful for three reasons. Firstly, a hard copy of a specific test 
or a test history of an individual armature can be made available. The second reason is 
that a written record travels with the armature after this test so that staff involved at 
the next stage of the process will have access to the results. The third use of a printed 
test report is that it aids in accountability, i.e. the technician that performs the test can 
be held accountable for the test and the results since his/her name appears on the test 
report as well as his/her signature acknowledging the faults. 
 
The user may view and print saved test records by opening a specified file using the 
Open button. It is for this reason that the print option is made available to the user 
after the correct password is entered but before a test is started. When Print is clicked, 
all the data contained in the opened file is printed in the format shown in Appendix D. 
If a file was not opened, thus implying that no data is displayed when Print is clicked, 
the following message appears: 
"No Data Available To Print" 
Once a test is in progress the print option is disabled until the end of the test. Here, 
when Print is clicked, only the data recorded during the test which was just completed 
is printed in the format shown in Appendix E. One of the main features of this new 
system is the fact that test data can be printed and stored. It is for this reason that 
when the user prints the present test the data is also automatically saved in the 
appropriate file.  
 
3.1.6.2 Save Option 
 
As mentioned above, when a completed test is printed it is also automatically saved 
therefore there is no need to click on the Save button. The Save button is useful when 
the user wishes to only save the present test data without printing a copy. 
 
A dual sequential file system is used to save a test record. The first sequential file is 
the one used to store the names or serial numbers of the armatures that have been 
tested and saved, in order to generate a list when required. This file is named 
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DefaultPath & "Saved_List.TXT". DefaultPath is the specified location of the file 
named Saved_List. The above-mentioned list is available when the user clicks on the 
Open or Delete buttons.  
 
The second sequential file is the one in which the test data is saved. The file name is 
the serial number of the armature under test. Each record added to this file has the 
following fields: the serial number of the armature, the name of the test technician, the 
type of armature, the allowable percentage variance specified for the test, the date of 
the test and recorded faults (if any) read by incrementing the index number of the 
Fault Log list and the actual fault logged on that pair of bars. In other words, each 
fault recorded on the Fault Log list is saved in the file with the test parameters and 
identification data fields preceding it. A typical record in the file is found below, 
 
"matadin","sun 04/05","Armature Name:   f   Number of Bars: 50","Percentage Variance:   
20%","2005/05/04","Emergency Stop on Bar 0" 
 
Once the last item from the Fault Log has been saved, a record containing ‘xxx’ in the 
user name, armature name and allowable percentage variance fields together with the 
serial number field is saved to indicate the end of a test record. 
 
"End","xxx","xxx","xxx","2005/05/04","End Of Recorded Results" 
 
3.1.6.3 Open option 
 
This option is only available to the user once a valid password has been entered. By 
clicking on Open, the user may view any and all saved tests. When clicked an input 
box, as shown in Figure 3-27, appears prompting the user to enter the serial number of 
the armature for which the test data is to be viewed. When this number has been 
entered all the recorded tests for that serial number i.e. the armature test history, are 
displayed on the Fault Log display.  
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FIGURE 3-27: INPUT PROMPT WHEN ‘OPEN’ IS CLICKED 
 
In order to refine the search, for example if a test on a specific date is required, the 
user enters ‘Find’ in the input box. A list of armature serial numbers appears as shown 
in Figure 3-28. This list is generated by reading the ‘Save_List’ file mentioned above. 
FIGURE 3-28: LIST OF SAVED SERIAL NUMBERS 
By clicking on a serial number from this list a search is initiated. This search entails 
the opening of the file with the name matching the selected serial number, in this case 
matadin, reading through each record and displaying the dates on which tests were 
carried out on the selected armature. All these dates along with a ‘View All’ option 
are displayed in a list box as depicted in Figure 3-29.  
 
By selecting a specific date, the user may view the data recorded during the test (or 
tests) carried out on that armature on the specified date. By clicking on the ‘View All’ 
option a test history containing all tests recorded and saved under the specified serial 
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number is displayed. The user clicks on the Exit button provided to exit from the 




FIGURE 3-29: LIST OF TEST DATES FOR A SPECIFIED ARMATURE SERIAL 
NUMBER 
 
3.1.6.4 Delete Option 
 
The delete option allows a user with administrative rights to delete a file with a 
specified serial number. When an armature is discarded it may be decided that the 
history of that armature is no longer relevant however, the opposite may also be true. 
The relevance of the history of a discarded armature can only be decided by the 
workshop management and maintenance engineers. 
 
The Delete option works in the same way as the Open option.  All the records with the 
specified serial number are located when that serial number is entered into the input 
box prompt or a list containing all the saved serial numbers is generated when “Find” 
is entered into the input box as depicted in Figure 3-30. The difference is when the 
Delete button is clicked - the GUI requests the Administrator’s password.  If the 
password is entered correctly and a serial number is selected the GUI will ensure that 
the user is sure of his decision by prompting a response using a pop up box as shown 
in Figure 3-31. 
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FIGURE 3-31: POP UP PROMPT ON SELECTING AN ITEM TO BE DELETED 
 
If Yes is selected by the user the deletion process is initiated. This process entails the 
removal of the selected serial number from the sequential file that generates the list of 
saved serial numbers, i.e. "Saved_List.TXT", as well as removing the file that 
contains the test history saved under the name of the selected serial number. 
Removing the selected item from the "Saved_List.TXT" file is accomplished by 
reading this file and copying all items except the one selected into another file, in this 
case "Saved_List_Del".   At the end of this process, "Saved_List.TXT" is deleted 
and "Saved_List_Del" is renamed as "Saved_List.TXT". 
To delete the file containing the test history the following statement: 
 
Kill (DefaultPath & Save_Test) 
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is used to remove the file with the name stored in Save_Test (which is the serial 
number of the selected item) using DefaultPath to locate it.  
 
3.1.7 Directory Path Specification 
 
The Directory Path specifies the location where all files generated and accessed by 
the GUI are saved. This location is copied into the variable DefaultPath which precedes 
the file name. Using DefaultPath files can be saved on the local hard drive, written to 
removable data storage devices or by mapping a network drive, files can be stored in 
allocated locations on the network.  
 
The Directory Path settings can be viewed and reset via the Directory Path frame. The 
Directory Path frame is made visible by clicking on the View Setting button found on 
the View/Change Directory Path Settings Frame. The user can return to the 
View/Change Directory Path Settings Frame from the Directory Path Frame by 
clicking on the Exit Settings button. See Figure 3-32 and Figure 3-33. 
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FIGURE 3-33: DIRECTORY PATH SPECIFICATION 
 
The Default Path can only be set or changed by an administrator. A directory path is 
selected using the drive, directory and file input boxes. The administrator then clicks 
on ‘View Selected Path’ to verify that this is the correct selected destination. Once 
satisfied with the selected path, the administrator clicks on Change Default Path. An 
input box which prompts the administrator for the administrator’s password appears 
and if the correct password is entered the selected path is saved as the new default 
directory path.  
 
The default path can also be viewed by clicking on the ‘View Default Path’ button. 
The Default Path setting is dynamic (i.e. it can be changed when required and is not 
hard-coded) and points to the location in memory in which data can be saved. The 
Default Path itself also has to be saved in a file so that it can be referred to whenever 
the default path is required. The location of this file is static i.e. it is hard-coded and 
cannot be changed by the user or the administrator.  
 
The name and location of this file is SavePath and "C:\Program Files\SavePath" 
respectively. When the GUI is loaded for use each time it is initiated, the Form_Load 
procedure opens the SavePath file and copies its contents into the Default Path 
variable. This is carried out on the onset of a test so that the Default Path variable can 
be accessed whenever the path is required instead of opening, reading and closing a 
sequential file each time it is required. 
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3.1.8 Exit Command 
 
The exit command allows the user to exit from the GUI before a test is started or 
once the test has ended. The Exit functionality is disabled during a test. 
FIGURE 3-34: EXIT COMMAND CLICK 
 
3.2 Percentage Variance Calculation. 
 
All the literature in this chapter thus far has concentrated on the activities of the GUI 
when being prompted by a user or the controller and the output commands or signals 
that are transmitted by the GUI to the controller based on the data received and 
calculations carried out by the GUI. One such calculation is carried out when the GUI 
receives the test data from the Analogue-to-Digital converter (ADC) via the CM. This 
is the calculation of the percentage variance of the present reading from the stored 
reference reading. This is arguably the most critical calculation as the need for the 
entire project has evolved around it. 
 
Chapter 3 - Graphic User Interface (GUI) Development 
Mr. S. Matadin    2001 027 41 62 
Start
Let voltage resolution,  
 ActVolReadRes = (4.096 / 65536) 
 
StnBit_WD = ((High_Byte x 256) + Low_Byte) 
 
 
Let the actual acquired volt-drop value,  
ActVolRead = (StnBit_WD x  ActVolReadRes)
Let the actual acquired volt-drop value (With 
Gain), mVActVolRead = (ActVolRead / Gain)
If Initial_Count = 0 
Then set StnBit_WD as the reference value. 
Let Reference = StnBit_WD 
 
Let ActReference = (Reference x ActVolReadRes)   
Let mVActReference = (ActReference / Gain) 
Calculate the % variance of the present reading from the reference reading  
Current_Variance = (((Abs(StnBit_WD - Reference)) / Reference) * 100)
Is the  
present % variance greater 
than the predefined allowable 
variance? i.e. is 
Current_Variance > 
Percentage?
Log the Fault as well as 
the actual readings 
acquired







A (pp. 63) 
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Transmit the respective prompt to the 
controller on order to inform it that 
reading and calculation process is 
complete
Is  
Initial_Count = 6 
And 
Text8.Text = 5 
?
Reset the reference value to the 
presently acquired value. 
Let Reference = StnBit_WD 
Reset all bar count variables, fault 
log properties & displays. 
Record the fact that the reference 






FIGURE 3-35: FLOW DIAGRAM FOR THE CALCULATION SUBPROGRAM 
 
This subprogram has two objectives; the first is to calculate the percentage variance of 
a present reading from the reference reading whilst the second objective is centered 
on the reference reading itself. Consider this, what if the reference reading is in fact a 
fault reading, i.e. what if the reference reading is the reading across an open or short 
circuit or a damaged winding on the armature? The first step would be to check 
whether the first reading recorded is very close or equal to zero volts.  
 
This would indicate a short circuit and this value will therefore not be stored as a 
reference value. A true open circuit would be indicated by a reading that is very close 
to or equal to the supply voltage. But the supply voltage and current is not the same 
for every type of armature tested due to the armature characteristics as well as the arc 
length between the test current supply probes on the commutator. Also considering 
that damaged and potentially problematic windings also have to be detected.  There is 
no clear cut value that can be used to reject a reference reading (that is other than the 
reading for a short circuit). In order to detect that the reference value being used is 
A (pp. 62) 
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indeed a value that was recorded on a fault winding; the GUI performs a check after 
the first five readings taken, subsequent to the reference reading.  
 
This essentially means that this check is carried out on the sixth reading captured. 
Variable Initial Count keeps track of the number of readings taken and by recalling an 
earlier discussion regarding the Test Status display, the reader will remember that the 
number of faults recorded is displayed in a text box (Text8).  Noting this, in the event 
that the value in Initial Count is six and the value of Text8 is five,  
 
If (Initial_Count = 6) And (Val(Text8.Text) = 5) Then 
 
this event will indicate that five (5) faults have been logged immediately after the 
reference value was set.  
 
If such an event occurs, the GUI will conclude that based on the last five captured 
readings, the reference value was set on a fault or damaged winding reading. The 
reference value is then reset to that of the value recorded on the present bar (which 
will be the sixth bar). The values in the Test Status display as well as the variables 
that hold the values which reflect the number of bars that remain to be tested and the 
bar presently under test, are also adjusted appropriately to reflect this change. The test 
is reset on the sixth bar and continues as normal from that point forward.  
 
For all of the above to occur the data transmitted from the controller has to be 
converted, manipulated and passed through mathematical formulae in order to obtain 
usable values that can be compared, displayed and stored. The following discussion 
will cover the manner in which this is done. Recall, that ASCII codes are transmitted 
by the controller. These ASCII codes are then converted into their associated 
numerical values in the OnComm procedure using the Visual Basic Asc function, as 
shown below, 
Low_Byte = Asc(SerIn) 
and, 
High_Byte = Asc(SerIn) 
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When the calculation subprogram is called by the OnComm procedure, the Low_Byte 
and High_Byte variables already contain the required numerical values. The first step 
in the calculation subprogram is to convert these two bytes of data into the original 
sixteen (16) bit word that was present in the ADC register before its transmission as 
two separate bytes to the CM. This is accomplished using: 
 
StnBit_WD = ((High_Byte * 256) + Low_Byte) 
 
Once the sixteen-bit word has been realised, it is then necessary to calculate the actual 
voltage that this word represents. This is accomplished by dividing the ADC reference 
value (which is also the maximum input ADC voltage) by the sixteen-bit word when 
each bit is equal to 1 (i.e. 1111 1111 1111 1111 which equals 65536). By doing this, 
the voltage-per-bit value or the resolution in volts (stored in variable ActVolReadRes) is 
obtained. With an ADC internal VRef of 4.096V and sixteen bit resolution, the smallest 
voltage increment that the input signal can broken down into is: 
 
Resolution in Volts = 4.096 / 65536 =  62.5µV 
 
This value is then multiplied by the value of the sixteen-bit word that was captured 
(StnBit_WD) to produce the actual voltage associated with the sixteen bit word. This 
actual voltage is then stored in variable, ActVolRead. Furthermore, the actual voltage is 
divided by the analogue gain to obtain the true voltage reading that is present on the 
bars before the analogue gain. Note that the variable named “Gain” holds the value of 
the analogue gain as set using the Instrumentation Amplifiers external gain resistor 
RG.  
 
Let ActVolReadRes = (4.096 / 65536) 
Let ActVolRead = (StnBit_WD * ActVolReadRes) 
Let mVActVolRead = (ActVolRead / Gain) 
 
For the calculation of the percentage variance however, these actual voltage values 
are not used. The percentage variance is calculated using the numerical value of the 
sixteen bit words that are stored in variable StnBit_WD (which holds the value of 
present reading) and that stored in variable Reference (which holds the value of the 
reference reading). This is done in order to use values as close to the original recorded 
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values as possible and to decrease the probability of any errors that may arise by using 
values that have been rounded off. The equation below is responsible for the 
calculation of the percentage variance of the present reading from the reference 
reading. 
 
Current Variance = (((Abs(StnBit_WD - Reference)) / Reference) * 100) 
 
Abs is a Visual Basic function that produces the absolute value of a mathematical 
calculation. Here it is used to provide the absolute value for the difference between 
the present reading value (StnBit_WD) and the reference reading value (Reference) as 
either value may be greater than the other for any reading taken. This value is then 
divided by the reference value and multiplied by a hundred to obtain the percentage 
variance. 
 
The next step is to compare the percentage variance value (Current Variance) to the 
allowable or pre-selected percentage variance that was selected by the user. Recall 
that this pre-selected percentage variance is stored in variable, Percentage.  
 
    If (Current_Variance > Percentage) Then 
    List1.AddItem "Fault on Bar:  " & Text6.Text & ",    Percentage Variance = " &        
  "Current_Variance & ",    Segment Reading: " & ActVolRead & "V" &  
  ",    Reference Reading: " & ActReference & "V"  
    Let Text8.Text = Val(Text8.Text) + 1 
    End If 
 
The statements above show the comparison between the two values. In the instance 
where Current Variance is greater than Percentage, a fault will be recorded in the Fault 
Log display. 
 
Another subprogram that is executed on every bar is the calculation of the number of 
bars that remain to be tested. The Bar_count subprogram decrements the number of 
bars that remain to be tested (stored in variable No_of_Bars) by one each time the 
controller transmits an increment prompt (ASCII code for the letter ‘I’). This 
increment prompt is transmitted by the controller before the rotation of the armature 
under test is initiated hence the total number of bars is decremented before the very 
first rotation.  
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With this in mind, the reader will follow that when the increment signal is transmitted 
by the controller before the last pair of bars is tested, the decremented value in 
Bar_count will be zero. After the last pair of bars has been tested and when the 
controller next sends an ‘I’ the decremented value will be less than one.  It is at this 
point that the GUI signals to the controller that the last bar has been tested and that the 
test must now end.  
 
The prompt to the CM which signals that the last bar has been tested is the ASCII 
code for the letter ‘P’. For every increment signal received by the GUI before the last 
one, the ASCII code for the letter ‘p’ is transmitted to the controller to indicate the 
last bar has not been tested and that rotation should be initiated. 
 
3.3 The Remote Graphic User Interface (RGUI) 
 
The Remote Graphic User Interface is used by authorised users in remote locations to 
view test records via the network, see Appendix F for a true representation of the 
RGUI and Appendix G for a printout of the associated code. The RGUI can only 
access information when the test station GUI stores data in a location on the network 
by mapping the network as a drive. The Default Path that is set on the RGUI must be 
the same as that of the GUI on the workshop floor. The RGUI only allows users to 
read and print information from saved files. Note that the format in which test data is 
displayed is exactly the same as the format in which the GUI displays retrieved file 
data as shown in Figure 3-37A and Figure 3-37B. 
 
The user cannot edit, replace or delete files from a remote location. The RGUI 
contains three fields, namely the Search Information field, Data Display field and 
Directory path field. The inputs and button prompts are much the same as those on the 
test station GUI. They carry out the same functions and operate in the exact same 
way. The only variation from the test station GUI is the File Names and Refined 
Search – Dates display lists. The File Names list and contents is the same as the list 
that appears on the test station GUI when the Open button is clicked. In the RGUI this 
list box is permanently displayed.  
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The Refined Search – Dates list and contents is the same as the list that appears when 
a serial number is clicked on in the serial number list on the GUI. Here as well, the 
difference is that this list box is permanently displayed on the RGUI. As in the GUI, 
when Open is clicked, an input box appears prompting the user to enter a serial 
number. If a valid serial number is entered all test results for that serial number will 
be displayed in the Data Display screen. If ‘Find’ is entered into the input box the 
serial numbers of all tested armatures are displayed on the RGUI in the File Names 
list.  
 
Upon selecting an item from this list, all dates on which tests were carried out on the 
selected armature as well as a ‘View All’ option appears in the Refined Search – 
Dates list. By selecting a specific date the results of test(s) carried out on that date will 
be displayed in the Data Display screen. If ‘View All’ is selected, results of all tests 
carried out on the selected armature are displayed. All other functionalities that are 
available on the RGUI operate in the same manner as those on the GUI. 
FIGURE 3-36: REMOTE GRAPHIC USER INTERFACE (RGUI) 
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FIGURE 3-37A: REMOTE GRAPHIC USER INTERFACE (RGUI) DATA DISPLAY  
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Chapter 4 
Microcontrollers and Embedded Programming 
 
In this chapter the core of the controller will be discussed. This core comprises a pair 
of microcontrollers that communicate with each other via their port pins in order to 
perform the appropriate physical tasks, at the precise time, based on information 
received from the GUI and transducers on the automated machine i.e. the Physical 
Test Station. Both are AT89S51 microcontrollers and are enhanced derivatives of the 
8051 [9] family. These microcontrollers were chosen on the basis of them having the 
following essential features: four eight pin input/output ports, 4K bytes of Flash 
memory, two external interrupts, two sixteen bit timers and a full duplex UART serial 
channel. For further information on this microcontroller, see Appendix H for a 
comprehensive datasheet. 
 
A microcontroller is the bridge between software instructions (commands) and 
electrical hardware. Programs written in C, Assembly [9] or any other compiler 
compatible language are compiled and assembled, and stored in the microcontroller 
memory which is most likely to be EEPROM technology. The speed at which these 
programs are stepped through (or executed) is dependent on the length of time that 
one machine cycle takes to execute and the number of machine cycles that are 
required for each instruction to execute. Depending on the instruction, data is either 
processed or input and output ports are addressed to either read signals or produce 
signals to or from interfacing electrical hardware.  
 
The length of time that one machine cycle takes to execute depends on the frequency 
of the oscillator that provides the clocking source for the microcontroller. This design 
is not time critical which means that commands based on processed information did 
not have to execute at a very rapid rate. It is for this reason that a 12MHz quartz 
crystal was chosen to drive the on-chip oscillator resulting in a machine cycle of one 
microsecond (1µs) duration.  The tasks performed by these microcontrollers do not 
involve complex mathematical calculations or algorithms. It is for this reason that 
code was written in assembly language as opposed to a higher level programming 
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language. The advantages that assembly language has over higher level languages for 
these types of applications (bit manipulation, logic operations and input/output port 
interaction) are execution speed and the efficient use of program memory space. The 
Acebus development environment was used to develop and simulate the code for both 
microcontrollers. This tool allows the developer to write, assemble, simulate and 
debug code written in assembly language. In the simulation environment, code can be 
stepped through line-by-line and the changes in the respective registers, special 
function registers, input/output ports etc. are reflected accordingly. See Figure 4-1A 
and Figure 4-1bB for screen captures of the Acebus development environment and 
Appendix I for a labeled representation of the development environment. 
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FIGURE 4-1B: SCREEN CAPTURE OF THE ACEBUS DEVELOPMENT 
ENVIRONMENT IN SIMULATION MODE 
 
Each microcontroller has a specific function, one being communication and 
acquisition of data as performed by the Communication Microcontroller (CM) and the 
other being the control of the automation tasks as performed by the Automation 
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4.1 The Communication Microcontroller 
 
The Communication Microcontroller communicates with the GUI via its onboard 
serial port and with the Automation Microcontroller and the Analogue-to-Digital 
Converter (ADC) via its input/output pins (I/O pins). See Appendix Q for a detailed 
discussion including flow diagrams and code extracts. 
 
FIGURE 4-2: SYSTEM BLOCK DIAGRAM 
 
The function of the CM includes the transmission and reception of prompts to and 
from the GUI, the control of the ADC, the capture of data (high and low bytes) and 
storage thereof in two registers in its memory and the transmission of this data to the 
GUI for analysis. When the analysis is complete the GUI prompts the CM which in 
turn signals the AM to continue with the test.  
 
While the AM is in control it communicates with the CM in the event of any system 
errors. If no errors occur, the AM will hand over control to the CM in order for the 
CM to take the volt-drop readings after the test current has been switched on and the 
test probes have been lowered onto the bars of the commutator. These readings are 
then transmitted to the GUI and so the process continues until the last pair of bars has 
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the Load prompt, "A" 
from the GUI been 
received?
Request operating mode 
(Automated or manual) 
from the GUI by 
transmitting "b"
Has  




Transmit "d" to the GUI to 
indicate that the CM is 
ready to begin the test
"G" has been received 
implying Manual mode. 
Instruct the AM to enter 
Powerdown mode  
(Clear P0.6)
Has  
the Start prompt, "A" 
from the GUI been 
received?
Set P0.6 in order to 
inform the AM that 










 A (pp. 75) 
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Is this the first pair of 
bars to be tested?
Send the Increment 
prompt to the GUI by 
transmitting "I"
Is P2.3 set? 
i.e. Has the increment 
pulse from the AM 
been received?
Send the Increment 
prompt to the GUI by 
transmitting "I"
Has  
the Last Bar Prompt, 
"P", been received 
from the GUI?






"p" received. Instruct the 
AM to begin the rotation of 
the armature under test. 
(Set P0.0)
Has  
the Take Reading 
pulse, from the AM 
been received? 
(P2.2)
Convert and acquire data, 











A (pp. 74) 
B (pp. 76) C (pp. 76) 
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Transmit data to the GUI
Has  
the Continue After 
Reading prompt, 





FIGURE 4-3: FLOW DIAGRAM FOR THE COMMUNICATIONS 
MICROCONTROLLER 
 
On power up the CM initialises the ADC (i.e. the MAX 1166). With reference to the 
MAX 1166 datasheet, included as Appendix J, the ADC manufacturer’s application 
information found on page 9 suggests that a ‘dummy’ conversion should be run in 
order to put the ADC in a known state after powering up from shut down. The CM 
then waits for the GUI to transmit a “Status: Ready” prompt, i.e. the ASCII code for 
the letter ‘A’. When this has been received the CM transmits ‘b’ to the GUI to request 
the mode of operation in which the test is to be run. If a ‘G’ is received then the test is 
to be run in manual mode, the CM then informs the AM of this by Clearing (0) the 
CM P0.6 so that the AM can enter Powerdown mode.  
 
The CM notes that the test is being run in manual mode by setting flag 04H in the bit 
addressable ram. This flag is tested in the CM Reading Subroutine in order to 
establish whether communication with the AM should be attempted. Recalling that 
AM is in Powerdown mode during a manual test any attempt by the CM to 
communicate with the AM will be futile and will ultimately leave the CM in a 
continuous wait loop as it will be waiting for communication signals from the AM 
that will never arrive. When flag 04H is tested in the Reading Subroutine and is found 
B (pp. 75) C (pp. 75) 
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to be Set (1), the CM will not attempt to communicate with the AM as the test is 
being run in manual mode. However, if this flag is tested and is found to be Low (0) 
the CM will establish communication with the AM as the test will be running in 
automated mode. If a ‘g’ is received, the test will be run in the automated mode. The 
AM will be informed of this by Setting (1) the CM P0.6. Once the CM captures the 
mode of operation it transmits a ‘d’ to the GUI to indicate that it is ready to begin the 
test. As mentioned previously in the discussion relating to the GUI Start control, it is 
once the ‘d’ is received that the Start Button is enabled. On clicking the Start button 
an ‘A’ is transmitted by the GUI. On receipt of this prompt (‘A’) the controller begins 
the test.  
 
For the first pair of bars to be tested the CM transmits an increment prompt to the 
GUI, which is the ASCII code for the letter ‘I’, without waiting for an increment 
signal from the AM. However, after the first pair of bars has been tested, the CM will 
wait for the increment signal from the AM before transmitting the ‘I’ prompt to the 
GUI. The increment signal from the AM is signaled by setting its output P0.0, High 
(logic level 1). See Appendix K for a complete list of Input/Output port utilisations 
for both microcontrollers.  
 
The input P2.3 of the CM which is directly connected to P0.0 of the AM is then also 
read as a High. This High state on the CM input pin is recognised as an increment 
signal from the AM. This signal from the AM serves to inform the GUI, via the CM, 
that the system is ready to test the next pair of bars. When the increment prompt is 
transmitted to the GUI, the Bar_count subroutine is called in order to ascertain 
whether the last pair of bars has been tested. If it has been tested, the GUI transmits a 
‘P’ to the CM to acknowledge that the test has been completed. On receiving this 
prompt the CM in turn informs the AM that the test is over and that Powerdown mode 
should be entered into. After verifying that the AM has received the command to 
enter Powerdown the CM itself enters Powerdown.  
 
Note that in manual mode, the CM does not read an increment pulse from the AM as 
the AM is in Powerdown mode. An increment signal is generated by the user pressing 
on a switch that is connected to P3.6 which sends the increment prompt to the GUI.  
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The end of a test is signaled by the receipt of a ‘B’ prompt from the GUI. This prompt 
is transmitted when the END control button is clicked on the GUI. The prompt ‘B’ is 
transmitted regardless of the mode in which the test has been run. However in the 
automated mode the CM does not wait for the receipt of this prompt to enter 
Powerdown as it is already aware of the end of the test due to the AM increment 
signal and the GUI Bar_count subroutine. 
 
If the last pair of bars has not yet been tested, the GUI transmits ‘p’. When the CM 
receives this signal it instructs the AM to begin the rotation of the armature under test 
by setting P0.0 High. The CM waits for the AM to detect the next pair of bars, stop 
the armature rotation, switch on the test current and lower the test probes onto the 
detected bars. Once the AM receives a signal from the detection unit, indicating that 
the test probes are on the commutator, it signals the CM to take a reading. When the 
CM reads P2.2 as a High it calls the subroutine that captures the volt-drop reading for 
the pair of bars under test. This subroutine will be discussed in detail later in this 
chapter. The captured data is stored as a High Byte and Low Byte in two registers in 
the CM memory (RAM). The CM then transmits each byte to the GUI where it is 
analysed. Upon completion of the calculation and the analysis process by the GUI, the 
GUI transmits an ASCII ‘E’ to the CM. This prompt serves to inform the CM that the 
data has been analysed and that the GUI is ready to proceed to the next pair of bars.  
 
It should be noted that as an additional feature, one hundred consecutive readings are 
captured at 1000µs intervals and averaged for each pair of bars. The CM and GUI 
Reading Subroutines were therefore modified to enable this functionality. The details 
and discussion offered in this chapter are aimed at providing an understanding of the 
basic features and concepts before the more complex additional features are 
discussed in Chapter 6.  
 
On receipt of this prompt, the CM informs the AM that it too is ready to proceed to 
the next pair of bars by setting its P0.7 High (1). On receiving a High on P1.7, the AM 
confirms that it is ready to proceed to the next pair of bars by setting its P0.1 High (1) 
which is the increment signal that the CM reads on its P2.3. When P2.3 is read as a 
High (1) the CM transmits the increment prompt (‘I’) to the GUI.  
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The CM follows this process until the last pair of bars has been tested or until any one 
of the four possible system errors interrupts the process flow. When such an interrupt 
is encountered there is a branch from the main program flow to an interrupt handling 
procedure (an ISR) that caters specifically for the encountered error. Once the error 
has been ‘handled’ control is handed back to the main program. These Interrupts, their 
associated Interrupt Service Routines (ISRs) and critical subroutines will be discussed 
in the sections that follow. See Appendix L for the source code for both the 
Communication and Automation microcontrollers. 
4.1.1.1 External Interrupts 
 
 The CM makes use of External Interrupt 0 by enabling and disabling it on demand 
and initialising it with a low-level interrupt priority and negative-edge activation. The 
function of this interrupt is to indicate and service system errors if or when they occur 
and to inform the GUI (by transmitting a ‘O’) when a manual Emergency Stop has 
been initiated by pressing on the Emergency Stop switch (on P3.2) on the Test Station 
or by the activation of a safety interlock. Once the GUI has been informed of an 
Emergency Stop, the CM enters Powerdown mode.  
 
Error1 occurs when a pair of bars is not detected within a specified time, Error2 
occurs when the test probes are not present on the surface of the commutator within a 
pre-selected default time, Error3 occurs when the test current is not switched off after 
a pre-selected default time and Error4 occurs when the test probes are not raised to 
their original position within a specified time. The AM is the first to recognise any 
errors should they occur as system monitoring signals produced by proximity 
switches and other transducers are input to the AM via the interfacing digital system. 
The AM then sets High (1) output pins that correspond to the error that has occurred. 
See Appendix K and Table 4-5. 
TABLE 4-1: TABLE OF THE AM ERROR OUTPUT INDICATION PINS 
 
Automation Microcontroller  (AM) – Automation Control 
P2.6      (27) O – Error 4 – Test Probes Not Raised. 
P3.5      (15) O – Error 1 – Pair Not Detected. 
P3.6      (16) O – Error 2 – Test Probes Not Lowered. 
P3.7      (17) O – Error 3 – Current On-Time Exceeded. 
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These output pins are connected to individual input pins on the CM as well as the 
External 0 interrupt as depicted in Appendix K and Table 4-6. 
 
Communications Microcontroller (CM) – Communication & Signalling 
P2.4      (25) I – Error 1 – Pair Not Detected. 
P2.5      (26) I – Error 2 – Test Probes Not Lowered. 
P2.6      (27) I – Error 3 – Current On-Time Exceeded. 
P3.2      (12) I – External Interrupt 0 – All Error Inputs Connected here as well. 
P3.4      (14) I – Error 4 – Test Probes Not Raised. 
TABLE 4-2: TABLE OF THE CM ERROR INPUT INDICATION PINS 
 
When a system error occurs, the AM signals the CM by setting the associated pin 
High (1). When any one of the error lines go High (1) the interfacing digital system 
also triggers External Interrupt 0.  
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FIGURE 4-4: FLOW DIAGRAM FOR EXTERNAL INTERRUPT 0 – CM 
 
When the interrupt is triggered the External Interrupt 0 ISR is initiated. Once in the 
ISR, each input error pin is tested for a High (1) status and when an error pin is 
identified the associated subroutine is called to handle it.  
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4.1.1.2 The Reading Subroutine  
 
The Reading Subroutine is responsible for communication with the Reading 
subroutine in the AM, controlling the ADC via the ADC control lines, capturing the 
recorded data from the ADC and transmitting this data to the GUI. 
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FIGURE 4-6: READING SUBROUTINE FLOW DIAGRAM 
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Once called the first operation undertaken by this subroutine is to verify whether flag 
04H has been set. Flag 04H is set when the system is to be operated in Manual mode. 
When running in Manual mode the AM is in Powerdown and will therefore not 
respond to any communication signals from the CM. When operating in the 
Automated mode there is constant communication between the AM and the CM in 
order to maintain synchronisation.  
 
Whilst operating in Manual mode this communication is fruitless as the CM will be 
waiting for signals from the AM which will never be transmitted.  The CM will 
therefore be caught in an endless waiting loop. The reason for the testing of the 04H 
flag is to ensure that the CM knows if it should communicate with the AM (whilst in 
Automated mode) or if all its communication instructions should be skipped, whilst in 
Manual mode as discussed earlier in this chapter. Flag 05H is used to indicate that 100 
successive readings are to be taken. This is an additional feature and will be discussed 
in Chapter 6. 
 
If the system is in Automated mode, P2.2 is tested in order to verify that the AM has 
called and is presently executing its Reading subroutine and to ensure that it is ready 
to take a reading. The CM then confirms having received this signal by setting its 
P0.7 pin. As mentioned above, these steps are skipped when in Manual mode. Next, 
P0.2 is tested in order to verify that the reading about to be taken is within the 
maximum input range of the ADC and other interfacing circuitry. The exact 
mechanics behind this process will be discussed in detail in Chapter 5. However in 
order to facilitate a better understanding, the author will briefly discuss the principle 
and concept used.  
 
Although the test is setup by the technician to record values within a particular range, 
200mV to 350mV, the possibility exists that a volt-drop equal to the potential of the 
Test Supply can be recorded across a pair of bars. This will occur when the pair of 
bars being tested is connected to an open circuited winding. According to tests carried 
out by the author, the typical Test Supply potential when setting the aforementioned 
range is between ten and fifteen volts (10V to 15V) depending on the type and rating 
of the armature under test. As will be explained in chapter five the first stage in the 
input circuitry is more than capable of handling these values as well as negative input 
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potentials, as in the case when the polarity of the Test Supply Current or the 
orientation of the input test probes is reversed. The ADC input stage cannot handle 
such potentials. The ADC absolute maximum rating for the input pin is positive 6 
volts to negative 0.3V (+6V to -0.3V). It is for this reason that an Analogue Switch 
(MAX 4622) is placed on the ADC input line. This switch is only switched on by the 
CM when the interfacing analogue circuitry confirms that the potential on the ADC 
input line is safely within its operating range. This circuitry is explained in Chapter 5, 
Section 5.3. 
 
If the CM P0.2 is High (1), the Analogue Switch is off due to the input value being 
out-of-range. In this case 1111 1111 (binary code) is transmitted as the High Byte and 
1111 1110 (binary code) is transmitted as the Low Byte to the GUI as the reading for 
the pair presently under test. Upon receiving this value the GUI immediately 
recognises the out-of-range reading and displays a possible open circuit on this pair of 
bars. After this transmission the CM sits in a wait loop, waiting for the GUI to 
transmit the Continue Test prompt, i.e. ‘E’. Note that in order to facilitate the 100 
reading additional feature, a second prompt is used to verify that all 100 readings have 
been captured. This prompt is the ASCII code for the character ‘S’. Further details on 
this additional feature will be provided in Chapter 6. 
 
If P0.2 is low, the Analogue Switch is  and the ADC can read the input potential. The 
ADC control pins are then prompted and read by the CM in order to capture a 
reading. The High Byte is stored in the CM register 5, R5 and the Low Byte is stored 
in the CM register 3, R3. See Appendix K for a list of the registers used for both the 
AM and CM.  
 
The next step is to check if R5 holds 1111 1111 and R3 holds 1111 1110. This is the 
previously mentioned out-of-range default value. If the default value has been 
recorded, the value held in R3 is changed to 1111 1111. This new value and the out-
of-range default value should normally not be recorded on a non-fault bar. As 
discussed in Chapter 3, the ASCII code for the letter ‘z’ is transmitted to the GUI 
before the High Byte (the value held in R5) of the captured reading is transmitted to 
the GUI. The ASCII code for the letter ‘y’ is transmitted to the GUI before the Low 
Byte (the value held in R3) of the captured reading is transmitted to the GUI. The CM 
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then waits for the GUI to process the transmitted data and informs the CM that it is 
ready to continue by transmitting an ‘E’ (the Continue Test prompt). 
 
 On receiving this prompt the CM again tests if flag 04H is set High (1). If it is not set 
High, then using P0.7 and P2.2 as described above, the CM communicates with the 
AM to inform it that the reading has been successfully captured, transmitted and 
analysed and that it should ready itself to proceed with the next task in the process. If 
the flag 04H is set, then this communication process is skipped as mentioned earlier. 
The CM then switches off the analogue switch on the ADC input line in order to 
protect the ADC in the event of an out-of-range input value on the next pair of bars. 
The subroutine is then exited and control is returned to the calling program at the 
statement immediately following the CALL instruction.  
 
4.1.2 ADC Control 
 
The ADC control pins and the associated connection pins on the CM are listed below. 
TheCS , Convert Start ADC input pin, is connected to the CM P3.5 pin which is 
configured as an output pin. The R/ C , Read/ Convert  ADC input pin is connected to 
the CM P2.0 pin which is configured as an output pin. The EOC , End Of Conversion 
ADC output pin, is connected to the CM P2.1 pin which is configured as an input pin.  
 
And finally, the HBEN, High-Byte Enable ADC input pin is connected to the CM 
P3.3 pin which is configured as an output pin. Figure 4-7 depicts the flow diagram 
that describes the process that is followed when the ADC captures a reading. Figure 
4-8 depicts the flow diagram that shows the steps taken by the CM to implement the 
process followed in Figure 4-7. Figure 4-9 depicts the timing diagram for the ADC 
control process. See Appendix J to view the ADC (MAX 1166) datasheet. 
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FIGURE 4-7: FLOW DIAGRAM FOR THE ADC CONTROL PROCESS 
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FIGURE 4-8: FLOW DIAGRAM OF STEPS TAKEN BY THE CM TO IMPLEMENT 
THE ADC CONTROL PROCESS 
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4.2 Automation Microcontroller 
 
The Automation Microcontroller (AM) controls the Physical Test Station based on 
input signals received from the Physical Test Station itself, as well as commands and 
prompts received from the CM and the GUI via the CM.  
FIGURE 4-10: SYSTEM BLOCK DIAGRAM 
 
This section will describe the tasks undertaken by the AM and the manner in which 
these tasks are executed. See Appendix Q for a detailed discussion including flow 
diagrams and code extracts. The previous section provided detailed explanations on 
all the relevant microcontroller functionalities, such as Timers, Interrupts, Subroutines 
etc. This section will concentrate solely on discussing the AM’s use of these 
functionalities to efficiently complete specific tasks. In order to provide an overview 
of the AM’s process flow a diagrammatic depiction is presented in the form of a flow 
diagram in Figure 4-12. 
 
4.2.1 Explanation of functions, tasks and flow process 
 
The program for the AM was developed using three control levels based on interrupts 
and interrupt priorities. The first level is the base level where the Main program has 
control. Here the required initialisations are carried out as well as the control and 
timing of the Armature Drive Motor and the calling of Error 1 subroutine, should 
Error 1 occur. When a pair of bars is detected, External Interrupt 1 is triggered and the 
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second control level. The EX1 ISR is responsible for stopping the Armature Drive 
Motor, the lowering and raising of the Detection Unit, switching of the Test Current, 
communication with the CM in order to capture the volt-drop readings and calling of 
error subroutines should the associated errors occur. The third level is the domain of 
the External Interrupt 0 (EX0) ISR. EX0 is assigned a higher priority than EX1 and 
can therefore interrupt the EX1 ISR as in the case when the test probes have reached 
the surface of the detected bars. In fact this is the function of EX0, i.e. to ascertain the 
status of the Detection Unit. When the test probes reach the surface of the bars EX0 is 
triggered, the Detection Unit Drive Motor is stopped and the time taken for the probes 
to be lowered to the surface of the bars is recorded in the EX0 ISR. EX0 is also 
triggered when the test probes have been raised to their initial position. 
 
In summary, the base level allows for initialisations and also prompts the Armature 
Drive Motor to begin the rotation of the armature under test. When a pair of bars is 
detected EX1 is triggered and EX1s ISR is initiated as the second control level and 
assumes control from the base level. In the EX1 ISR, the Armature Drive Motor is 
stopped, the Detection Unit Drive Motor is prompted to lower the Detection Unit and 
the Test Current is switched on. The time taken for the test probes to reach the bars 
allows the test current to settle. Once the test probes on the Detection Unit reach the 
surface of the bars EX0 is triggered, the EX1 ISR is interrupted and the EX0 ISR 
executes initiating control level three and assuming control from the EX1 ISR. When 
the EX0 ISR has stopped the Detection Unit Drive Motor and has completed 
recording the relevant times, the ISR is exited and control is handed back to the EX1 
ISR hence control level two.  
 
The EX1 ISR then proceeds to communicate with the CM and a volt-drop reading is 
taken after which the Detection Unit Drive Motor is prompted to raise the Detection 
Unit. When the Detection Unit Drive Motor reaches its initial position EX0 is again 
triggered thereby initiating control level three and assuming control from the EX1 ISR 
and control level two. The EX0 ISR stops the Detection Unit Drive Motor and exits 
handing control back to EX1 ISR and control level two. EX1 ISR is then also exited 
and control is handed to the base control level and the Main program. Based on the 
commands from the GUI via the CM, the cycle is repeated until the last bar is tested. 
See Figure 4-11 for a diagrammatic representation of the above discussion. A more 
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detailed explanation of the Automation Microcontrollers process flow follows after 
Figure 4-12. 
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FIGURE 4-12: FLOW DIAGRAM FOR THE AUTOMATION 
MICROCONTROLLER 
 
The AM first executes an initialisation process in which all the timers, interrupts and 
input/output ports that will be utilised for the duration of a test are initialised. 
Thereafter the AM waits for the start pulse from the CM on P1.0. Upon receiving this 
pulse, the AM tests P1.6 to ascertain whether the test will be run in the Automated or 
Manual mode. If P1.6 is High (1) then the Manual mode has been selected and the 
AM initiates Powerdown mode. If P1.6 is Low (0) then the Automated mode has been 
selected and the AM Sets (1) and Clears (0) P0.1, which is responsible for signaling 
‘Increment The Number Of Bars’.  
 
The AM then waits for the GUI to inform it, via the CM, whether or not the last pair 
of bars has been tested. If P3.0 is Low (0), then the last pair of bars has been tested 
and the AM waits for the End command from the GUI via the CM. Once this is 
C (pp. 97) D (pp. 97) 
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received, the AM enters Powerdown mode. If P3.0 is High (1), then the last pair has 
not been tested and the command is given to the Armature Drive Motor to initiate the 
rotation of the armature under test by setting P0.4 High (1). The AM then waits for 
the next pair of bars to be detected while timing the period between the initiation 
command and moment when the pair of bars has been detected. Detection of a pair of 
bars triggers External Interrupt 1 (EX1). If EX1 is not triggered before the maximum 
allowable time for detection is exceeded, Error 1 has occurred and the associated 
subroutine is called. Recall that Error 1 occurs when a pair of bars has not been 
detected within the maximum allowable time. The maximum allowable time for 
detection for each of the first three pairs is a preset value of 10 seconds.  
 
The time duration recorded on the third pair of bars is stored to be used to calculate a 
tolerance or the maximum allowable time for the detection of a pair of bars after 
initiating the rotation of the armature under test. This new maximum allowable time 
will be the Detection Reference Time for the duration of the test. The time recorded 
on the third pair plus twenty percent is used as the reference value, i.e.  
 
Detection Reference Time = Third Pair Time Recording x 1.2 
 
From the fourth pair of bars onwards, if EX1 is not triggered before the Detection 
Reference Time has expired, Error 1 subroutine is called. The use of the Detection 
Reference Time allows for greater control of the system as the unique reference value 
that is used for the duration of the test is based on the bar widths and spaces between 
the bars of the particular armature under test. In this way an error is detected sooner 
than if a preset value that catered for all armatures was used, hence the possibility of 
excessive damage to the system and the armature under test due to a system error is 
reduced. The reason that the Detection Reference Time is calculated based on the time 
recorded for the third pair of bars is simply because the system is given time to settle 
during the first and second cycles. 
 
The question that now arises is what happens if a detection error occurs on the third 
pair of bars, i.e. when the time is being recorded to calculate the Detection Reference 
Time? The answer is that if Error 1 was called before External Interrupt 1 was 
triggered, then a time period will not be recoded as all time recordings is done by the 
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External Interrupt 1 interrupt service routine (ISR). The Error 1 subroutine does not 
have the capability to perform any time interval recording. Hence the value that will 
be used to calculate the Detection Reference Time will now be recorded on the next 
detection cycle, i.e. on the fourth pair of bars. However, to introduce redundancy, the 
Error 1 subroutine also takes appropriate measures when this event occurs. Note that 
the use of timers to record time, set preset intervals and introduce delays is discussed 
in Section 4.1.4.  
 
When a pair of bars has been detected before the Detection Reference Time has 
exceeded, hence triggering EX1, the rotation of the armature under test is immediately 
stopped by Clearing (0) P0.4. The rest of the process from this point forward is 
executed in the External Interrupt 1 ISR. From this ISR, the signal to the Detection 
Unit Drive Motor to begin lowering the Detection Unit is given. The Test Current is 
also switched on by Setting (1) P2.7. The Test Current is switched on before the Test 
Probes on the Detection Unit reach the bars as opposed to when they are already on 
the bars. This is done to prevent large voltage spikes due to the switching of the large 
test current to the inductive load (i.e. the inductance (L) of the armature under test), 
from damaging the input circuitry.  
 
The Test Probes must not be confused with the Test Current Probes. The Test Current 
Probes are the probes from which the Test Current is injected though the armature 
under test via an IGBT. The Test Current Probes are lowered onto the commutator 
and are fixed into place at the start of the test and are in no way attached to the 
Detection Unit. These probes are not raised off or lowered onto the commutator as in 
the case of the Test Probes on the Detection unit. The Test Current is switched on 
when a reading is to be taken and is switched off when a reading is complete and the 
Test Probes have been raised off the surface of the commutator.  
 
The Test Current probes are never raised off the surface of the commutator at any 
time during the test. When the IGBT is switched off, the collapsing magnetic energy 
that is stored in the armature is dissipated via an onboard fly-back diode. Fly-back 
diodes are a standard feature on most modern IGBT units and are built into the 
semiconductor structure of the IGBT to provide onboard protection in a single unit. 
The Test Current is switched on between 2 and 4 seconds after it was last switched off 
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depending on the speed of rotation and the spacing of the commutator bars. The low 
switching frequency allows for sufficient time for the stored magnetic energy to be 
dissipated via the onboard fly-back diode hence there is no arcing. 
 
The spring mounted Test Probes are fixed onto the Detection Unit. These probes are 
lowered and raised when a reading is to be taken. A minute current flows through 
these test probes due to the extremely high input impedance of the Data Acquisition 
Module, more specifically the input impedance of the precision Instrumentation 
Amplifier, the INA 118, as discussed in Section 5.3. It is due to this high input 
impedance and the low Test Supply Voltage of typically +15VDC maximum that 
arcing does not occur when the test probes are raised off and lowered onto the 
commutator when the Test Current is flowing through the armature. Tests on the Data 
Acquisition Module proved that no arcing takes place when the test probes are raised 
off and lowered onto the commutator while a Test Current was allowed to flow 
through the armature. 
 
The only undesirable electrical effect that would have to be catered for is the 
bouncing of the input signal due to the mechanical bounce created when spring loaded 
test probes make contact with the surface of the bars. This bounce will create 
oscillations in the input signal however, the amplitude of these oscillations should not 
exceed the amplitude of the input signal when it has settled. This means that although 
there will be oscillations due to the bounce, there will be no voltage spikes as created 
when switching the Inductive load. In order to cater for the above-mentioned 
oscillations, the ADC is instructed to perform acquisition and conversion only after a 
delay period has been enforced. 
 
If the test probes on the detection unit do not reach the surface of the bars within a 
preset time then Error 2 occurs and the associated subroutine is called. When the test 
probes reach the surface of the bars within the allocated time, the Detection Unit 
outputs a signal which triggers External Interrupt 0 (EX0). As mentioned previously, 
EX0 is assigned a higher priority than EX1. Error 2 will be initiated when the preset 
allowable time of ten seconds, for reaching the surface of the bars, expires before EX0 
is triggered. If EX0 is triggered before the aforementioned time expires, the EX0 ISR 
is initiated. The EX0 ISR stops the Detection Unit Drive Motor and stores the time 
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that was taken for the test probes to reach the surface of the bars by copying the 
values held in the timer registers. Once on the surface of the bars, the AM signals the 
CM that a volt-drop reading can now be taken be Setting (1), P0.0. The AM then 
waits for one of two signals from the CM. The first is the signal received on P1.7, 
which informs the AM that the reading has been successfully taken by the CM, 
transmitted to the GUI, analysed and stored. Now both the GUI and the CM are ready 
to proceed.  
 
The second signal is received on P3.1 which informs the AM that the maximum 
allowable time that the Test Current can be switched on for an individual volt-drop 
reading has been exceeded. The timing of the Test Current on-time is carried out by 
external interfacing circuitry and is discussed in Section 5.1.6. If P3.1 is Set (1) before 
P1.7, Error 3 has occurred. The Error 3 subroutine is then called and due to the 
severity of the effects of such high currents being applied to the armature under test 
for a prolonged period of time, an Emergency Stop is automatically initiated and the 
AM immediately halts the task that was being carried out, switches off the Test 
Current by Clearing (0) P2.7 and safely shuts the system down before entering 
Powerdown mode. If however, P1.7 is Set (1) before P3.1 then the volt-drop reading 
will be captured with no system irregularities and the process flow continues as 
normal. 
 
The next step is to prompt the Detection Unit Drive Motor to begin raising the test 
probes off the surface of the bars. Here again EX0 is triggered when the Detection 
Unit reaches its initial position. If, however, EX0 is not triggered before the maximum 
allowable time has elapsed Error 4 occurs and the associated subroutine is called. This 
maximum allowable predetermined time for this process is called the Unit Raising 
Reference Time. This period is derived by adding twenty percent of the time taken for 
test probes to reach the surface of the bars (during lowering) to the recorded time 
itself, i.e. 
 
Unit Raising Reference Time = Recorded Test Probe Lowering Time x 1.2 
 
When EX0 is triggered before the Unit Raising Reference Time expires, the Detection 
Unit Drive Motor is stopped and control is returned to the EX1 ISR, which in turn 
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returns control to the Main program. The Main program then transmits an Increment 
signal to the GUI via the CM and waits for the response. This cycle continues until 
each pair of bars on the commutator of the armature under test has been tested. 
4.2.1.1 External Interrupt 1 and External Interrupt 1 ISR 
 
External Interrupt 1 is triggered when the optical sensors on the detection unit detects 
a pair of bars and signals this event via a D flip-flop and an interfacing digital 
network. On triggering this interrupt, the program is immediately paused and the 
program vectors off to the location in memory that is allocated to the EX1 ISR 
(0013H). Due to its size, eight bytes is too little space to hold the entire ISR. The ISR 
has to therefore be located elsewhere in memory and identified by a label. Once at the 
vectored address, i.e. 0013H, a long jump is initiated to the ISR using the label 
EX1ISR to identify the ISR’s location in memory. The label is the starting point of the 
ISR and once identified, the ISR executes and returns control to the interrupted 
program i.e. the Main program in this case using the Return Form Interrupt (RETI) 
statement. Figure 4-13 depicts the flow diagram for the EX1 ISR. 
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FIGURE 4-13: EXTERNAL INTERRUPT 1 ISR FLOW DIAGRAM 
 
On entering the ISR, the first task carried out is to stop the rotation of the Armature 
Drive Motor by Clearing (0) P0.4 and also stopping the Timers by Clearing (0) TR1 
and TR0. The next task is to Clear (0) the D flip-flops that produce the triggering 
pulse. This is accomplished by setting port pin P0.5 High (1) for a short period before 
clearing it again. This is done to ensure that the D flip-flops are in a known state for 
the next detection cycle. The operation of the input detection circuitry will be 
discussed in Chapter 5. Next, the EX1 flag, 04H, is set. This indicates to the Main 
program that External Interrupt 1 was triggered and that EX1 ISR did execute.  
 
Following this, the ISR checks whether the pair of bars that were detected are the 
third pair. If it is the third pair, then the values that are stored in the timer registers are 
copied into registers R4 (high byte) and R5 (low byte).  Further, the value stored in 
register R3 (Timer 1 overflow count) is copied into register R6 in Register Bank 0, 
see Appendix K. These values are used in the calculation of the Detection Reference 
Time.  
 
The Detection Unit Drive Motor is prompted to begin lowering the unit and the test 
probes onto the surface of the commutator by calling the RUN_DWNX subroutine. 
Once the test probes are on the surface of the bars the READING subroutine is called. 
This subroutine communicates with the CM READING subroutine in order to capture 
a volt-drop reading for that pair of bars. When the process reading is complete the 
A (pp. 104) 
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RUN_UP subroutine is called to raise the bars to its initial position. Note that all 
subroutines will be discussed in the section entitled Subroutines. 
Finally, prior to exiting the ISR and returning control to the Main program, the timer 
registers and the Timer 1 overflow count register, R3, is reloaded with values that will 
force an almost immediate timer overflow thereby forcing the maximum allowable 
time to be exceeded, as discussed earlier. Control is then returned to the Main 
program. 
4.2.1.2 External Interrupt 0 and External Interrupt 0 ISR 
External Interrupt 0 is triggered when the test probes on the Detection Unit has 
reached the bars under test (when the unit is being lowered), the test probes have been 
raised to their initial position (when the unit is being raised), when an Emergency stop 
has been initiated (by pressing the Emergency Stop switch on the Test Station) or if 
one of the systems Safety Interlocks are triggered. When triggered the program 
vectors off to 0003H where it is redirected using a jump statement to the location in 
memory where the label EX0ISR resides. The location of this label is the beginning 
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FIGURE 4-14: EX0 ISR FLOW DIAGRAM 
 
The first task undertaken by the interrupt service routine is to test port pin P1.5. If this 
pin is High (1) then EX0 was triggered by the initiation of an emergency stop or one 
of the systems Safety Interlocks was triggered. The ISR then jumps to the End label 
where the input/output ports are cleared and Powerdown mode is entered into. If P1.5 
was Low (1) then the interrupt was triggered by the test probes reaching the surface of 
bars when being lowered or its initial position when being raised.  
However, the ISR has to further ascertain if the interrupt was triggered while the 
ERROR READING PROCEDURE Subroutine was being executed by testing flag 
0EH. This flag is Set (1) by the ERROR READING PROCEDURE Subroutine when 
a manual reading has to be taken due to an error and when it is Set (1), the EX0 ISR is 
to ignore the interrupt and exit the ISR. The ERROR READING PROCEDURE 
Subroutine will be further discussed later in this chapter. When flag 0EH is tested and 
found to be Low (0), the interrupt was not triggered during the execution of the 
ERROR READING PROCEDURE Subroutine. Both the raising and lowering motion 
is then stopped by Clearing (0) the port pins responsible for prompting the action, i.e. 
P0.2 and P0.3 respectively. Thereafter, the Timers are stopped by Clearing (0) TR1 
A (pp. 107) B (pp. 107) 
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and TR0. Following this, flag 0CH is tested. This flag is set by the RUN_UP 
subroutine to indicate that the Detection Unit was in the process of being raised at the 
moment of the interrupt.  
If 0CH is set, i.e. High (1), the Detection Unit was being raised before the ISR, which 
means that a reading was already completed and the test probes are off the surface of 
the bars and at its initial position when this interrupt was triggered. It is then required 
that the Test Current is switched off and this is accomplished by Clearing P2.7. If flag 
0CH was not set, i.e. Low (0), then the interrupt was triggered when the test probes 
reached the surface of the bars in order to take a volt-drop reading. The Test Current 
is therefore left on. After this process a delay is enforced by calling the 
DELAYLOOP subroutine.  
The EX0 flag, 08H, is then set to indicate that this interrupt has been triggered and 
that the associated ISR has executed. Next, flag 0CH is retested. In this case if the flag 
is not set (which implies that the interrupt was triggered when the Detection Unit was 
being lowered) the values in the timer registers are stored in Register Bank 1, register 
R1 (high byte) and R2 (low byte).  
The Timer 1 overflow value that is stored in register R3 is copied into register R7 in 
Register Bank 0, see Appendix K. These values are recalled and used to calculate the 
Unit Raising Reference Time.  
Prior to exiting and returning control to EX1 ISR the timer registers and the Timer 1 
overflow count register, R3, are reloaded to force an almost immediate timer overflow 
hence forcing the maximum allowable time to be exceeded, as discussed earlier. 
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Chapter 5  
Hardware Design 
 
This chapter discusses the hardware design that enables the software that is executing 
within the embedded mirocontrollers and the GUI to be transformed into physical 
pulses and signals that control actuators that initiate the motion of objects in the 
physical world. Hardware also converts, conditions and monitors signals that are 
produced by transducers, which monitor the external environment, into signals and 
pulses that are decipherable and understood by the embedded microcontrollers.  
 
This enables the system to respond to various inputs by executing the appropriate 
blocks of code in response to specific events. The author used the Protel Design 
Environment to draw schematics and develop the layout and routing of the PCB 
(Printed Circuit Board). The controller circuit was drawn in modules that link to each 
other using Netlables (this is a functionality that is available in the Protel 
Development Environment). The “Bottom-Up” design approach was used to develop 
this schematic. This approach involves drawing modules on independent sheets and 
using a Master Sheet (Entitled “Master” in this design) to facilitate linking between 
all schematic sheets using the above-mentioned Netlables.  
 
Drawing schematics in modules that link to each other makes the circuit easy to 
understand and modify if need be, as it is uncluttered and easy to isolate a problem 
area. Each module will be discussed independently however; the reader will be 
informed as to how the module being discussed is connected to interfacing modules. 
The complete circuit schematic which includes all the modules discussed can be 
found in Appendix M, all datasheets can be found in Appendix J, and all test results 
are presented in Chapter 7. Also see Appendix R for a more detailed discussion 
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5.1 Digital System Design 
 
The digital system includes all digital circuitry, from the embedded controllers to the 
logic gates and drivers that are used in signal conditioning and level shifting 
respectively. The first modules to be discussed will be the Automation 
Microcontroller module and the Communication Microcontroller module. In both 
cases the 40 pin AT89S51 microcontroller was used. 
5.1.1 The Communication Microcontroller Module  
 
The Communication Micrcontroller module interfaces and communicates with the 
ADC by pulsing and reading the ADC control pins, HBEN, CS , EOC  and R/C  as 
well as receiving the 8 bit output from the ADC parallel output bus. This module also 
communicates with the Automation Microcontroller, reads the status on the Manual 
Reading switch and reacts to a forced emergency stop whether it was initiated by 
pressing the Emergency Stop switch or by the activation of any one of the four safety 
interlocks. See Figure 5-1 for a representation of the Communication Microcontroller 
Module and Appendix M for the complete circuit schematic.  
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FIGURE 5-1: THE COMMUNICATION MICROCONTROLLER MODULE. 
 
The on-chip oscillator is driven by a quartz crystal X1 with the aid of two stabilising 
capacitors (C1 and C2). Using a 12MHz crystal and noting that each machine cycle is 
12 oscillator periods, each machine cycle is calculated to be 1µs in duration, as shown 
below. 






 TMachine Cycle  = 83.33333 x10
-9 
x 12 periods = 1µs 
 
The reset pin (9) of the microcontroller is connected to the Reset pin of MAX 701 
(see Appendix J for a complete datasheet for the MAX 701). The MAX 701 is a 
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supervisory circuit that monitors the supply to the microcontroller in order to detect 
Brown-out conditions. A Brown-out
5
 occurs when the supply falls to a level that is 
appreciably lower than the normal supply level for a prolonged amount of time. This 
will cause components that are powered by this supply to behave erratically and 
unpredictably. In the event of a Brown-out, which in the case of the MAX 701 is 
anything equal to or less than 4.65V, the Reset pin of the MAX 701 goes High (4.65V 
or the present available positive logic High voltage) and is held at this level until the 
supply returns to its normal rating.  
 
This procedure effectively holds the microcontroller in a Reset state until the supply is 
within its normal operating range. Note that holding the Reset pin (9) of the AT89S51 
high (1) for at least two machine cycles effectively resets the microcontroller. The 
MAX 701 also provides a Reset-On-Power-up pulse to the microcontroller. This 
ensures that the microcontroller is in a known state on power-up i.e. all its 
input/output ports, internal registers, special function registers, program counter etc. 
are loaded with the default reset values reflected on Page 6 of the AT89S51 datasheet 
found in Appendix J. 
 
The author originally used the RC network to provide the reset pulse on power-up but 
the author’s experience has shown that this network behaves erratically and is 
therefore unreliable in environments where EMI (Electromagnetic Interference) is a 
factor. 
 
The MAX 701 solved the EMI related problems, specifically relating to Reset-On-
Power-up. There were various other methods adopted to negate the effects of EMI on 
the circuit as a whole. Some of these include, but are not limited to, proper PCB 
layout and design, which involved, amongst other things, placing the microcontrollers 
in the center of the board and the quartz crystals as close to the microcontroller 





 Brown-out refers to the condition where the rms supply voltage falls to a value that is appreciably 
lower than the normal value but not zero. In the case of a Black-out, the supply falls to zero, i.e. there is 
a complete loss of the supply. 
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Reduced track lengths, avoiding 90° bends in tracks, routing power and signal tracks 
away from each other, designing multilayer PCBs with paired power and ground 
planes, placing 0.1µF capacitors across all ICs with the addition of a 4.7µF capacitor 
directly across the microcontrollers. Along with these, the circuit was kept compact 
and a common grounded guard ring was routed around the edge of the PCB.  
 
The first line of defense against EMI is the metal enclosure in which the circuit is 
housed. Keeping the size of the holes on the enclosure as small as possible and 
ensuring that the lid makes proper electrical contact with the rest of the enclosure, 
results in the metal enclosure forming a Faraday Cage around the circuit. To further 
reduce the impact of EMI via conductors from the external environment, shielded 
cables were used. 
 
The interconnections between the Automation and Communications microcontrollers 
are summarised in the respective Microcontroller Port Utilisation tables found in 
Appendix K. The connections from the Communications Microcontroller to other 
devices are also summarised in the Communications Microcontroller Port Utilisation 
table found in Appendix K. Note that the EA (External Access) pin is connected to 
VCC. When the EA  pin is held low (0) the microcontroller executes programs from 
external ROM. Holding the pin high (1) forces the microcontroller to execute 
programs from internal ROM. 
 
The input to External Interrupt 0, P3.2, is an OR and NOR gate network which allows 
any of the system errors (Error 1, 2, 3 or 4) or an Emergency Stop, labeled 
“EmgcyStop_SW&Intlks”, (initiated by pressing the Emergency Stop switch or 
triggering a Safety Interlock) to trigger the interrupt. The Emergency Stop signal is an 
input to both microcontrollers that enforces a complete system stop by interrupting 
both microcontrollers and forcing them to enter a safe shutdown procedure before 
entering power-down themselves. This Emergency Stop is initiated by the triggering 
of switches (push-button and interlock) on the physical system and should not be 
confused with the Emergency Stop that is initiated by clicking on the Emergency Stop 
button on the GUI, although both events yield the same end result. Including 
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Emergency Stop triggers from various sources makes the entire system safer in the 
occurrence of an undesirable or dangerous event. The Emergency Stop is generated 
by an independent network which will be discussed later in this chapter. 
 
5.1.2 The Automation Microcontroller Module 
 
The Automation Microcontroller module is responsible for the control of the 
system’s actuators which include the Armature Drive Motor and the Detection Unit 
Drive Motor as well as the switching of the Test Current Supply via an IGBT. It also 
receives input signals from the physical system to indicate the system status and the 
occurrence of events whether desirable or undesirable.  
 
These input signals include the signal indicating the detection of a pair of bars, 
labeled “u2_EX1_Bar_Dect”, the signal that indicates that the Detection Unit has 
reached its initial position, labeled “Detect_Unit_Switches”, as well as Emergency 
Stop signals, labeled “EmgcyStop_gui” and “EmgcyStop_SW&Intlks”. All of the 
above mention signals, except “EmgcyStop_gui”, are generated by independent 
networks which will be discussed later in this chapter. The “EmgcyStop_gui” signal is 
generated by the Communication Microcontroller to inform the Automation 
Microcontroller that an Emergency Stop has been initiated via the GUI. See Figure 5-
2 for a representation of the Automation Microcontroller Module and Appendix M for 
the complete circuit schematic. 
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FIGURE 5-2: THE AUTOMATION MICROCONTROLLER MODULE 
 
 
The Automation Microcontroller is set up in exactly the same way as the 
Communications Microcontroller.  The interconnections between the Automation and 
Communications microcontrollers are summarised in the respective Microcontroller 
Port Utilisation tables in Appendix K. The connections from the Automation 
Microcontroller to other devices are also summarised in the Automation 
Microcontroller Port Utilisation table in Appendix K.  
 
The input to External Interrupt 0, P3.2, is an OR and NOR gate network which 
triggers the interrupt in the occurrence of any of the two Emergency Stop events 
(“EmgcyStop_gui” and “EmgcyStop_SW&Intlks”) or the occurrence of the bar 
detection event (“Detect_Unit_Switches”). The input to port pin P1.5 is also an OR 
gate with “EmgcyStop_gui” and “EmgcyStop_SW&Intlks” as input signals. The reason 
for this becomes apparent when the reader recalls the discussion in Chapter 4 
concerning the External Interrupt 0 ISR for the Automation Microcontroller.  
 
The first task undertaken by the interrupt service routine is to test port pin P1.5. If this 
pin is High (1) then EX0 was triggered by the initiation of an emergency stop”. 
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As soon as External Interrupt 0 (EX0) is triggered, the associated ISR first checks if 
P1.5 is High (1), indicating that any one of the Emergency Stop sources had been 
triggered. If this is the case, the system shut down and controller power-down 
procedures are entered into. If this not the case and P1.5 is Low (0) then the interrupt 
was triggered due to the detection of a pair of bars, i.e. the“Detect_Unit_Switches” 
signal. Hence this port pin is only used to decipher whether an interrupt was initiated 
due to an emergency stop or the detection of a pair of bars. 
5.1.3 The Bar Detection Module 
 
The Bar Detection module is responsible for alerting the Automation Microcontroller 
when a pair of bars has been detected. The actual detection of each copper bar on the 
commutator of the armature under test is undertaken using optical sensors that detect 
the reflection of an emitted laser beam. The Omron E3X-NA11 amplification unit 
together with the Omron E32-DC200 fiber optic unit (with reflective sensors) was 
used to carry out this task. See Appendix J for complete datasheets. The combination 
of these two units allow for the accurate detection of a copper bar from a distance of 
between 50mm and 70mm above the surface of the commutator. See Figure 5-3 and 
Figure 5-6 for images of the commutator and the copper bars that are to be detected. 
 
FIGURE 5-3: TYPICAL COMMUTATOR OF AN ARMATURE UNDER TEST 
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FIGURE 5-4: COPPER BARS ON A COMMUTATOR 
 
The above images depict a typical commutator, however in this case, the reader will 
notice that there are grooves present between each copper bar. Grooves are created by 
a process called Undercutting which entails the use of a motorised, revolving, circular 
saw blade typically 20mm in diameter. These grooves are not present in all 
commutators that are to be tested. In some instances the armature that is to be tested 
still has an epoxy resin (from the VIP stage of the armature refurbishing process) 
between the bars. Due to the Turning stage (using a lathe) in the armature refurbishing 
process the surface of the commutator is smooth, with the copper bars and the epoxy 
resin being exactly the same level. It is for this reason that a high accuracy proximity 
sensor was abandoned. After testing various sensors, the optical sensor produced the 
best results and proved to be the most reliable means of detecting the copper bars.  
 
The sensor is set on Light On mode. In this mode, an open collector NPN transistor, 
which is the output of the Omron E3X-NA11, is switched on when a reflected beam is 
detected by the reflective sensor.  
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The optical sensors are supplied with +15V and the outputs from these sensors 
provide a clock pulse to respective positive-edge-triggered D flip-flops. The output of 
the D flip-flops provide the two inputs to the NAND gate which in-turn triggers the 
External Interrupt 1 pin on the Automation Microcontroller when driven low (0). This 
signal, “u2_EX1_Bar_Dect”, must go low (0) only when a pair of bars has been 
detected. It must return to high (1) when the D flip-flops are cleared by the 
Automation Microcontroller and go low (0) again when the next pair or bars are 
detected. The network shown in Figure 5-5 fulfils the above triggering requirements. 
See Figure 5-7 for a timing diagram for the bar detection network. 
 
 
FIGURE 5-5: BAR DETECTION NETWORK 
 
The voltage divider resistor-network ensures that 5V is present at the output when the 
transistor is off (implying that no bars have been detected) and 0V (VCE to be exact) is 
present at the output when the transistor is on (implying that a bar has been detected). 
A 6.2V zener diode, with a very low response time, or a Tranzorb, depending on the 
operating environment, is placed in parallel with the output resistor for protection 
purposes to ensure that the output of the voltage divider resistor-network will not 
exceed 6.2V.  
 
Chapter 5 - Hardware Design 
Mr. S. Matadin    2001 027 41 120 
 
Initially, the network that was used as a level shifter to provide a TTL level input to 
the digital interface from the optical sensor output of 0V to 15V was a simple series 
resistor and zener diode network as depicted in the figure below.  
 
FIGURE 5-6: INITIAL LEVEL SHIFTER NETWORK 
 
It may seem like an adequate solution, however, when one considerers the fact that 
the zener diode has response time, although very small, one will become aware of a 
potential problem that may arise when using this series network. The instant that the 
NPN transistor in the output circuit of the optical sensor is switched off, the zener 
diode is still essentially “off” as it does not respond instantaneously to the applied 
source. Ideally, the zener diode will be seen as an open circuit to the rest of the 
network for this period of time.  
 
This being the case, the output of this series network, which is the input to the NOT 
gate, will for all intents and purposes, be pulled up to +15V by the series resistor 
which acts as a pull-up resistor for the period before the zener diode responds or 
“switches on”. This +15V input is well above the absolute maximum rating for the IC 
and will ultimately damage it. The author used the word ultimately because, due to the 
very small response time of the zener diode, the IC will only be exposed to +15V for 
a very short period. The IC may therefore not be damaged instantly however, repeated 
exposure to such high input potentials will damage the IC over time. 
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It is for the above reason that the voltage divider comprising of a 1kΩ and 2kΩ with 
adequate protection was used. This network produces a 5V drop across the 1KΩ 








x 15V = 5V 
 
This network ensures that the input to the NOT gate is exposed to a maximum of 6.2V 
which is within recommended operating range for the IC.  
 
The output of the resistor-zener network enters a NOT gate which inverts the signal 
producing an output high (1) when a bar has been detected and a low (0) when no bars 
have been detected. The output of this NOT gate clocks a positive-edge-triggered D 
flip-flop whenever a bar has been detected. Because the D input of the flip-flop is tied 
high (Vcc) when clocked, the output of the flip-flop, Q, goes high. The output of the 
D flip-flop provides the input to the NAND gate which triggers the external interrupt 
pin on the Automation Microcontroller. The microcontroller clears both D flip-flops 
in order to put them in a known state, as soon as it enters the Interrupt Service Routine 
(ISR) that it vectored to when a pair of bars have been detected. 
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FIGURE 5-7: TIMING DIAGRAM FOR THE DETECTION NETWORK 
 
The discussion that follows is with reference to Figure 5-7 and Figure 5-5 and 
describes the operation of the Bar Detection module. Assume that the commutator is 
rotating slowly and Sensor 1 detects a bar, the output of the NOT gate [point A] is 
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high (1). The low-to-high transition (positive edge) clocks the D flip-flop producing 
an output [at point F] that is also high (1). If, at this point, Sensor 2 has not yet 
detected a bar the output of the NAND gate remains high (1). The commutator will 
continue slowly rotating with Sensor 1 directly over it’s bar until Sensor 2 detects a 
bar. For the purposes of this explanation, assume that Sensor 2 has also detected a bar 
at the same time that Sensor 1 has detected a bar (Ideal situation with an ideal 
commutator) the output of the NOT gate [point B], is high (1). The low-to-high 
transition (positive edge) clocks the D flip-flop producing an output [at point E] that is 
high (1). With both the inputs to the NAND gate being high (1), the output [at point 
G] goes low (0).  
 
This high-to-low transition (negative edge) triggers External Interrupt 1 of the 
Automation Microcontroller. The microcontroller clears both flip-flops in the 
associated ISR. When rotation resumes, control is handed back to the Bar Detection 
module. At this point both sensors indicate that they detect a bar. This is because the 
Armature Rotation Drive Motor was stopped as soon as both bars were detected. The 
outputs of the NOT gates at both point A and point B are now high (1). These high 
outputs however, do not clock the D flip-flops as they are positive edge triggered. 
Since the clock did not go low (0) before going high (1), the outputs of the flip-flops 
remain cleared (0) implying that the output of the NAND gate remains high (1). As 
the commutator rotates the sensors will pass over the groove (or epoxy resin gap) 
between a pair of consecutive bars.  
 
This causes the output of the sensors to produce a low (0), via the NOT gates. On the 
detection of the next bar, a low-to-high transition will be created and this positive 
edge will again trigger the D flip-flops. It is thus clear that the Bar Detection module 
only detects the NEXT pair of bars to be tested by using positive edge triggered flip-
flops to reject the high (1) signal from the sensors when they are still over the pair of 
bars that were previously detected. Note that although theoretically both bars should 
be detected at the exact same time by their respective optical sensors, this is not the 
case practically. There are two reasons for this, one being that when the commutator 
is undercut, some of the copper is also cut into producing bars and gaps of varying 
widths. The other reason is dirt, spots or marks on a bar that do not allow for the 
reflection of the laser. If the bars and the gaps between bars were the exact same 
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width throughout the circumference of the commutator and the commutator was 
clean, as in the case of a new commutator, both bars will be detected at the exact same 
time.  
5.2 The Data Acquisition Module 
 
The Data Acquisition module is responsible for measuring the difference in potential 
between two successive bars, signal conditioning to reject any inputs outside the 
expected input range and converting the input analogue signal to a sixteen-bit word 
that is to be transmitted to the Graphic User Interface (GUI) via the Communications 
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FIGURE 5-9: DETAILED BLOCK DIAGRAM FOR THE DATA ACQUISITION 
MODULE 
 
Before discussing this module any further it is important for the reader to know the 
type and magnitude of the input signal that is to be measured. The test supply is a 
maximum of +15V / 400A. The typical potential difference (or volt drop) expected to 
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be measured between a pair of successive bars, on any armature that is to be tested, is 
in the range of between 100mV and 350mV for a healthy winding. Before the test 
begins the test technician will verify that readings within this range are produced by 
measuring the volt drop across the first pair of bars and, if need be, varying the 
magnitude of the test supply or varying the arc length of the test supply probes or both 
to ensure that the reading produced is within the stipulated range.  
 
The technician will thereafter measure the volt drop across at least five other 
successive pairs of bars that lie within the arc length of the test supply probes in order 
to verify the range. If the readings on these bars fall outside the range that was set on 
the first pair of bars the implication is that the windings of first pair of bars are 
unhealthy or damaged. In this case the input range must be set and verified on one of 
the other five measured pairs of bars. 
 
The expected input range discussed above only applies to healthy windings, i.e. 
windings that are not open circuited, shot circuited or damaged. If a winding is open 
circuited the volt drop across the connected pair of bars will be equal to the supply 
potential. If a winding is short circuited the volt drop across the pair of connected bars 
will be zero volts. If a winding is damaged the volt-drop across the connected pair of 
bars will fall outside the preset variance (or tolerance) from the reference reading 
specified at the beginning of the test. The input signals are DC with no expected AC 
components. Any AC components encountered are regarded as noise and will be 
rejected and/or filtered. 
 
A precision Instrumentation Amplifier, the INA 118 is used to acquire the potential 
difference (or volt drop) between two successive bars. See Appendix J for the 
complete datasheet for the INA 118. This amplifier features amongst other things, a 
high Common Mode Rejection (CMR) of 110dB (at a gain of 10) and input protection 
of up to + 40V. It also offers a non-linearity of typically + 0.0005% of the full-scale 
range (at a gain of 10). Some of the specifications mentioned above are stipulated at a 
gain of 10. This is because a gain of 10 is set (using the external resistor, RG – see 
datasheet) to amplify the input signal from the hundreds of millivolts to the volt 
range. Hence, an input of 350mV will be amplified to 3.5V. This is done in order to 
utilise the full input range of the sixteen-bit Analogue-to-Digital Converter hence 
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maximising the 16-bit resolution and reducing the effects of any conversion errors 
should they occur. 
 
A sixteen-bit, successive approximation, Analogue-to-Digital Converter, the MAX 
1166, with an input range of between –0.3V and VRef (4.096V) is used to convert the 
input signal to a sixteen-bit word (2 eight-bit wide, parallel output words). See 
Appendix J for the complete datasheet for the MAX 1166. The operation of the ADC 
was discussed in detail in Chapter 4, under the section entitled ADC Control. The 
ADC was set-up to make use of the internal reference voltage as prescribed in the 
datasheet and shown in Figure 5-10. 
 
 
FIGURE 5-10: ANALOGUE-TO-DIGITAL CONVERTER NETWORK 
 
The ADC features, amongst other things, sixteen-bit resolution, a high speed sampling 
rate, an eight-bit wide parallel output and an accuracy of + 2 LSB (Least Significant 
Bit). With an internal VRef of 4.096V and sixteen bit resolution, the smallest voltage 
increment that the input signal can broken down into is: 
 
Resolution in Volts = 4.096 / 65536 =  62.5µV 
 
i.e. each digital bit is equal to an analogue step of 62.5µV. 
 
Chapter 5 - Hardware Design 
Mr. S. Matadin    2001 027 41 127 
As mentioned earlier, the input signal is amplified by a factor of 10, the true analogue 
step size (after being scaled down in software) is 6.25µV. Similarly, the true input 
voltage range after being scaled down by software will be 0 to 350mV. 
This implies that a variance of 
 
Variance (%) = 
350mV
V 6.25 µ




can theoretically/ideally be detected by the system. This value has two important 
connotations, the first being the fact that the smallest input change that can be 
detected is well below 1%, hence the percentage variance from the reference reading 
can be calculated with a great degree of accuracy.  The second connotation is that the 
ADC error of + 2 LSB will be almost negligible when considering the percentage 
variance from the reference value. 
 
Recalling that the input range for the ADC is between –0.3V and VRef (4.096V), the 
ADC has to be protected from any inputs outside this range as they will potentially 
damage the ADC. Out of range input signals can be produced in two ways, the first 
being due to an open circuit. In this case, the potential difference across the pair of 
bars that are connected to an open circuited winding will equal to the potential of the 
test supply current (which may be as high as 15V). The second way an out of range 
reading can be produced is by the reversal of the orientation of the test probes with 
respect to the test supply probes.  
 
This means that when the test current positive probe is to the right of the negative 
probe and the positive test probe is to the left of the negative test probe (or versa-visa) 
a negative reading of equal magnitude to the positive reading will be produced. This 
situation can arise when the test technician setting up the test reverses the polarity of 
the test supply or when the test technician is taking a manual reading and uses an 
independent (unauthorised) set of test probes to take a manual reading and 
unknowingly reverses the orientation of the polarity of the inputs with respect to the 
potential of the test supply probes. Although this situation should not occur, 
protection has to be designed into the system to prevent any hardware damage should 
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this situation somehow occur. The reader may ask why an ADC with an equal 
positive and negative input range (e.g. + 5V) is not used.  
 
The answer to this is – the expected input range is between 0 and 3.5V (after 
amplification). And with a sixteen-bit ADC that has a positive input range (eg. +5V), 
all sixteen bits are dedicated to conversions within this positive range. If a sixteen-bit 
ADC with an equal positive and negative range was to be used, eight bits will be 
dedicated to the positive range, 0 to +5V, and the other eight bits will be dedicated to 
the negative range, 0 to –5V. Hence only an eight bit resolution can be expected for 
the readings of importance i.e. those within the 0 to 5V range. The eight bits dedicated 
to the conversion of negative values will only be used in events of unwanted or 
undesirable readings that are produced by an incorrect system set up or use. In the 
author’s opinion, the eight bit resolution used for the negative range of inputs is 
wasted. The author has hence elected to use a sixteen-bit ADC with only a positive 
input range and has devised a method of rejecting all unwanted and potentially 
damaging input signals. This method will be discussed in the paragraphs that follow. 
 
With reference to Sheet 4 of the circuit schematic found in Appendix M, the first 
stage of the data acquisition module is the INA 118 instrumentation amplifier. This 
stage is followed by a filtering stage that comprises capacitors of various values 
which facilitates more efficient filtering over a range of frequencies. Seeing as the 
output of the instrumentation amplifier is expected (and required) to be purely DC in 
nature, any AC components found on this signal must be filtered before the signal 
progresses to the next phase of the system. It is for this reason that capacitors were 
used as low-pass filters instead of low-pass high order passive or active filters with 
cut-off frequencies set very low (almost zero Hertz, in this case). 
 
In the phase that follows, three Voltage Followers (or Buffers) makes three identical 
copies of the original signal. A Voltage Follower is simply an Op-Amp (LM 741 in 
this case) with its output fed directly into its inverting input. The non-inverting input 
is the input pin for the signal. This network produces an output with zero gain, i.e. an 
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Note that all the Op-Amp and Comparator ICs that are used make provision for a 
potentiometer that is used to nullify the output offset voltage. These potentiometers 
are also used for “tuning” purposes to ensure that the signal which is the input to the 
ADC is equal to the signal at the input end of the data acquisition module provided 
that the magnitude of the signal is within the allowable ADC input range.  
 
Three identical copies of the input signal are made purely to maintain the integrity of 
the input signal to the ADC. Two comparator stages are required to determine 
whether the input signal is outside the ADC input range. These two stages are in 
parallel implying that they each require a perfect copy of the original input signal. The 
third copy of the input signal flows directly to the ADC input via an analogue switch. 
If only one signal was used in each of the comparison stages before being input to the 
ADC, the integrity of that one signal would be compromised, i.e. the ADC input 
signal will vary from the original input signal to the data acquisition module.  
 
Recalling that the input of the ADC must be within the –0.3V to 4.096V range, a 
comparison must be done in order to reject all inputs outside this range. This 
comparison is done in two parallel stages. The first stage determines if the input 
signal is less than the ADC reference voltage, VRef, which is equal to 4.096V. In order 
to do this a comparator (the LM 311) is used with the input signal  connected to the 
comparator’s inverting input and a reference voltage connected to the non-inverting 
input pin. The reference voltage is set up using a voltage divider network that 
comprises a 2kΩ and a 9kΩ resistor both with a 1% tolerance. With these values the 








 x 5V  = 4.091V 
with a + 1% VRef  variance of the range between 4.076V and 4.105V. 
 
The output of LM 311 is open-collector, with pin 7 being the collector end and pin 1 
being the emitter end of the output transistor. Connecting the collector (pin 7) via a 
pull-up resistor to the +5V supply and connecting the emitter (pin 1) to ground, the 
comparator outputs a High (1), i.e. +5V, when the non-inverting input is greater than 
the inverting input and a Low (0), 0V (or Vce ) when the inverting input is greater than 
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the non-inverting input. The output of this comparison stage is connected to the first 
of two inputs of an AND gate. 
 
The second comparison stage is tasked to ensure that all negative input signals are 
rejected. Here the input signal is connected to the non-inverting input pin of the 
comparator (LM 311) and the reference is connected to the inverting input. The 
reverence voltage, VRef, is set to 0V by connecting the inverting input directly to 
ground. However, the reader should note that a voltage divider network which is set 
up between –15V and ground (Gnd) is provided in the event that a slightly negative 
reference is required due to the operating environment. To set a 0V reference using 
this network the resistor to ground is replaced with a physical jumper and the resistor 
to the negative supply is not inserted. The output of this comparison stage is 
connected to the second of the two inputs to the AND gate.  
 
When the input signal is within range the first comparator stage will produce a High 
input signal to the AND gate because the potential at the inverting pin will be greater 
than that at the non-inverting pin. The second comparator stage will also produce a 
High input signal to the AND gate for the same reason. The output of the AND gate is 
hence High. The output of the AND gate (“V_RangeDetect”) provides the input to the 
Communication Microcontroller’s P0.2. Before a reading can be taken this input port 
(i.e. P0.2) is tested to verify if it is High (1).  
 
If this is the case, the Analogue Switch (MAX 4622) is switched on by the 
Communication Microcontroller port pin P0.0, allowing the signal to pass through to 
the ADC input pin. See Appendix J for a complete datasheet for the MAX 4622. If 
this port pin is Low, the analogue switch is left off, connecting the ADC input pin to 
ground. The MAX 4622 analogue switch has a low on-resistance, with a normally 
open, normally closed and a common pin. It can be operated from a bipolar supply of 
+18V, although in this case the operating supply is +15V. This allows the analogue 
switch to control any input within this range without any damage which makes it 
perfect for this application. When the input pin of this device is low, as in the case 
where the input signal is found to be outside the allowable range, the common pin is 
“connected” to the normally closed pin which in this case is connected to ground. 
When the input pin of this device is High, as in the case where the input signal is 
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found to be within the allowable range, the common pin is “connected” to the 
normally open pin which in this case is connected to output pin of the first voltage 
follower stage which represents the input signal to the data acquisition unit.  
 
For completeness, if the input signal is higher than the preset reference, VRef, of the 
first comparison stage as in the case where an open circuit is detected on a winding 
connected to the pair of bars under test, the output of the comparison stage will be 
Low. This is because the inverting input will be at a higher potential than the non-
inverting input. The output of the AND gate will therefore be Low hence ensuring 
that the Communication Microcontroller keeps the analogue switch off. This in turn 
ensures that the ADC input remains connected to ground, i.e. 0V, and not to the out-
of-range input signal. 
 
If the input signal is lower than the preset reference, 0V, of the second comparison 
stage, as in the case where the orientation of the test probes is reversed with respect to 
that of the Test Supply probes, the output of the comparison stage will be Low. This is 
because the inverting input will be at a higher potential than the non-inverting input. 
The output of the AND gate will be Low ensuring that the Communication 
Microcontroller keeps the analogue switch off. This in turn ensures that the ADC 
input remains connected to ground, i.e. 0V, and not to the out-of-range input signal. It 
is in this way that all out-of-range inputs are rejected by the data acquisition module. 
 
This method was not the first approach that was tried. After much research and 
experimentation with adaptive (variable) gain Op-Amp networks, arithmetic using a 
number of Op-Amp stages, scaling and using various switching devices such as 
relays, BJTs and FETs, this approach was found to be the simplest, most effective and 
most accurate method of rejecting out-of-range input signals while still maintaining 
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In order to gain a greater level of accuracy and provide engineers and technicians 
with more valuable data, three additional features were added to the basic system. 
These include: 
 The ability to automatically take repetitive readings on a single pair of bars 
 Automatically record each reading and the average of all the readings for a 
pair of bars on an Excel Spreadsheet. Also automatically saving Excel 
Spreadsheets at the end of tests. 
 Calibration of the system using the GUI Calibration Tool. 
6.1 Automatic Repetitive Readings 
 
The system has now been setup to take one hundred (100) consecutive readings in 
roughly 1000µs intervals. This implies that the duration for one complete, one 
hundred reading recordings is roughly 100ms. This is achieved by introducing a 
variable called “MultiReading” in the Calculation Subroutine of the GUI. This 
variable is loaded with a value of one hundred and decremented each time the 
Calculation Subroutine is called. As long as the value held in variable “MultiReading” 
is not equal to zero, the ASCII code for the character “E” is transmitted to the 
Communication Microcontroller. When “MultiReading” holds zero, the ASCII code 
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Additions for each reading, as well as the average of the 100 readings for each bar are 
to be recorded in an Excel Spreadsheet. This Spreadsheet is created as an object, when 
the Load button is. 
 
The author has setup the Spreadsheet such that each row from column 1 to 100, holds 
“raw” readings as they are acquired. Column 102 of each row will contain the average 
for that row. Further, the reference reading raw data and the average calculated is 
represented in bold font.  
 
After all 100 readings have been recorded the average is calculated using a For Loop 
to read the data from each column in the current row and adding it to the sum of the 
previous readings in that row. The sum of all 100 readings is recorded in variable 
SumBarReading which is divided by 100 to acquire the average. This average is 
stored in variable AvgBarReading and is recorded in column 102 in the current row. 
 
The Excel Spreadsheet containing all the data recorded for a test is automatically 
saved in the same default location as the Test Fault Log files under the Name, Date 
and Time of the test when the Save or Print button is clicked.  
 
Using these Spreadsheets data can be further analysed by makingthrough the use of 
graphs and other mathematical tools. 
 
Also included as an additional feature is the systems ability to indicate a possible 
Open or Short Circuit. A Short circuit is identified when the system records a value of 
zero for more than 50 repetitive readings on the same pair of bars. This count takes 
place in variable “ZeroIn”. It should be noted that the ADC represents zero volts by 
0111 1000 0111 1000. The decimal representation of this code, broken into a High 
and Low byte is 120 120. This is exactly the condition that is tested in order to 
increment variable, “ZeroIn”. 
 
 
If ZeroIn is greater than 50, the Spreadsheet recordings for each cell of this 100 cycle 
reading will be changed to “Adjusted” and the average reading held in column 102 of 
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that row will be changed to 0. The value held in variable “AvgBarReading” is also 
changed to 0. 
 
In the case of an Open Circuit, the reader will recall that the Input Analogue Circuitry 
alerts the Communication Microcontroller when the reading is out of range. The 
Communication Microcontroller then transmits 1111 1111 1111 1110 to the GUI. 
Note that this is a unique code that is only transmitted on the occurrence of an out of 
range reading. Recall that if ever this code is encountered during a normal reading 
acquisition, the Communication Microcontroller converts the acquired code to 1111 
1111 1111 1111 before transmitting it to the GUI. Also, note that the port pin on the 
Communication Microcontroller i.e. P0.2 is set high by the input analogue circuitry to 
indicate that the orientation of the system input test probed is revered with respect to 
the polarity of the Test Supply Current probes.  
 
This condition will however never occur during the automated process provided that 
the test was set up correctly by the test technician. This implies that whenever 1111 
1111 1111 1110 is encountered during a reading acquisition cycle, it can only indicate 
that an Open Circuit has been detected. When this value is encountered by the 
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6.2 The Calibration Tool 
 
The ideology behind the GUI Calibration Tool is to facilitate calibration by the 
system administrator whenever necessary. This tool aids the calibration process which 
has to be carried out by specially trained personnel. Presently, the Calibration Tool is 
used to simply acquire and record the system readings for a respective known injected 
value. The author is experimenting with software calibration techniques and in the 
future will implement algorithms based on these techniques to enable software 
calibration of the system.  
 
This will imply that the user can account for any offsets and variations that may occur 
over time in software as opposed to hardware tuning. To demonstrate the ability and 
possibilities of the Calibration Tool, the author has included an algorithm based on the 
nullification of errors using two linear Best-Fit curves. A true size representation of 
the calibration screen can be found in Appendix N and a screen capture of the 
calibration screen is shown in Figure 6-2.  
 
 
FIGURE 6-2: SCREEN CAPTURE OF THE CALIBRATION SCREEN 
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The Calibration Screen is a separate form that is called by clicking on the Calibration 
Setup button on the main GUI. The user is then prompted for the Administrator’s 
Password. The Calibration Screen is only made visible if the correct password is 
entered. 
 
As shown, there are two Text Boxes, one Check Box and one Button for each of the 
forty readings that are to be taken. An injection value is specified for each reading 
with an allowable variance of + 1mV. The voltage value being injected into the 
controller’s data acquisition module is to be entered into the first Text Box before the 
button is clicked.  
 
When the button is clicked, the value that the data acquisition system acquires for the 
voltage that is being injected is recorded in an Excel Spreadsheet along with the 
injection value that was entered in the first Text Box. The acquired value is also 
displayed in the second Text Box for the present reading. Note that an average of 100 
readings is also used here however, only the average is recorded in the Spreadsheet.  
The CalibrationSub subroutine is responsible for this process. See Appendix C for the 
subroutine coding. 
 
After a reading has been taken the button is disabled and the Check Box is checked to 
indicate completion. Readings can be retaken by the Re-Take Reading button. After 
all forty readings have been taken the Calculate And Save button is clicked to perform 
the relevant calculations and save the calibration factor in a specified file. 
 
The calculation carried out here is completed in three phases. The first phase involves 
the calculation of the gradient and the Y-intercept of the best-fit linear plot for the 
injection values that were entered in the first Text Box. The second phase entails the 
calculation of the gradient and the Y-intercept of the best-fit linear plot for the values 
acquired by the data acquisition system which were displayed in the second Text Box. 
These plots are obtained by using the Least Squares Approximation technique. The 
following equations were used to calculate the gradient and the Y-intercept 
respectively, for each plot. 
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          Where, n = total number of points or samples 
 i = point or sample index 
 x = x coordinate of a point or sample 
 y = y coordinate of a point or sample  
Source: Calculus and Analytic Geometry (9
th
 Edition) [17] 
 
Once the gradient and Y-intercepts for each best-fit linear plot has been calculated, a 
straight line equation for each is derived with the value of y being the same for both 
and representing the point or reading number.  
 
Now, xInjection , represents a value on the best-fit linear plot for the injected voltage for 
a given reading, point or sample as represented by the y-coordinate yInjection, for that 
point.  For example, the coordinate for point (1, 0.25) means reading number 1, with a 
value of 0,25V as represented by (yInjection, xInjection). The same applies to the acquired 
readings and plots. See Figure 6-3 for a diagrammatic representation of the above 
paragraph. 
 
Gradient =   n × (sum of xi × yi) – (sum of xi) × (sum of yi) 




Y-intercept = ((sum of yi) – Gradient × (sum of xi)) / n 6-2 
yInjection = mInjectionxInjection + cInjection                 
yAcquired = mAcquiredxAcquired + cAcquired 6-4 
6-3 
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FIGURE 6-3: DIAGRAMMATIC REPRESENTATION OF THE LEAST SQUARED 
APPROXIMATION METHOD 
 
Phase three of the calculation entailed equating both of the above equations (yInjection = 
yAcquired = point number) and calculating the calibration factor as follows: 
Rearranging, 
mInjectionxInjection + cInjection = mAcquiredxAcquired + cAcquired   
   mInjectionxInjection  = mAcquiredxAcquired + cAcquired  - cInjection   




xInjection =  xAcquired ×  (mAcquired / mInjection ) + ((cAcquired  - cInjection)/ mInjection) 6-8 
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The calibration factor therefore aims to get the best-fit Injection plot as close to the 
best-fit acquisition plot as possible for the entire range of input values. This is 
accomplished by manipulating the acquired value, xAcquired, such that it is equal to the 
injected value xInjection, for that specific reading number. This manipulation is carried 
out in the Calculation Subroutine by implementing Equation 6-8 as follows: 
Where,  
xCalibrated  is the true value calculated from the system acquired value, xAcquired. 
 
This calibration factor is then saved along with the date of the calibration procedure in 
a file entitled Calibration1 which is located in a specially created folder named 
Calibration6 in the Program files folder on the C drive. Each time the Load button on 
the GUI is clicked this file is opened and the calibration factor is loaded into variables 
“gradient” and “intercept” which are used in the Calculation subroutine. If on first use 
the system has not been calibrated or the calibration file has been erased, a default 
value of 1 is loaded into “gradient” and 0 into “intercept”. The user is also made 
aware that the system needs to be calibrated by means of a message box.  
 
Each time the system is calibrated, the previous calibration factor and date are 
replaced by the new ones. In order to facilitate this calibration functionality, the 
Communication Microcontroller has to be made aware that it should only take a 
reading when it is prompted and not communicate with the Automation 
Microcontroller or any of the sensor or transducer modules. This is accomplished by 
transmitting the ASCII code for the letter “H” when any one of the forty calibration 
buttons on the calibration screen are clicked. Also, when one of these buttons are 
clicked the CalibFlagClear flag is set to “False”. This is done so that when this flag is 
tested at the beginning of the Calculation subroutine and is found to be false the 
Calibration subroutine is called to handle the incoming data. When this flag is set to 




When installing the GUI onto a Desktop Computer or Notebook, the installer must create a folder 
entitled Calibration in the Program files folder on the C drive. 
xCalibrated =  xAcquired ×  (mAcquired / mInjection ) + ((cAcquired  - cInjection)/ mInjection) 6-9 
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6.3 Multiple User Names And Passwords 
 
Access to this functionality is obtained through clicking on the View User Profile 
button on the GUI. The user will then be prompted to enter the Administrator’s 
Password before proceeding. The Administrator can then allow a user to enter his 
name and personal unique password. Once all entries have been made, the 
Administrator clicks on the Enter New User button. This opens (or creates if not in 
existence) a file named “B_2_B_Pwd” in the Calibration folder which is found in the 
Program files folder on the C drive.  The new user details are then added to this file. 
 
 Note that if the Password and Confirm Password entries do not match the user is 
asked to reenter a password.  The Administrator also has the option of deleting a 
user’s records from this file, thus effectively revoking his/her rights to access the 
system. When a user intends on using the system, he/she enters a password and clicks 
on the GUI Enter button. This action opens the password file “B_2_B_Pwd” and 
verifies if the password exists. If it does exist, the User Name associated with that 
password is automatically displayed in the Name Text Box on the GUI. See Figure 6-
4 for a screen capture of this functionality. 
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6.4 GUI Special Function (Simulator) Controls 
 
The GUI Special Function Controls have no bearing on the GUI functionality. These 
controls are made available to a SuperUser, in this case only the author, who has a 
unique user name and password. The Special Function Controls allows the SuperUser 
to simulate inputs from the Controller. It is thus in essence a Graphic User Interface 
Simulator. As the GUI and the controller were developed in parallel there was no 
means of assessing the GUI when it became necessary to test it in terms of its 
responses to input prompts and data, as well as the outputs it generated based on its 
calculations.  
 
A simulator had to therefore be developed to mimic the controller and the data that it 
transmitted. The simulator functionality is useful in the event of a system failure or 
malfunction where the author can determine if the GUI or the controller or both is at 
fault by testing them independently. These controls are also useful for de-bugging 
purposes in the event of future modifications and additional functionalities. In order to 
display the simulator screen (or frame) the Super User first clicks on the View 
Controls button that is found in the GUI Special Function Controls frame depicted in 
the Figure 6-5. 
 
 
FIGURE 6-5: GUI SPECIAL FUNCTION CONTROLS FRAME 
 
Upon clicking this button an identification frame appears prompting the Super User 
for a username and password, as shown in Figure 6-6. 
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FIGURE 6-6: SUPERUSER IDENTIFICATION FRAME 
 
When the correct user username and password is entered, the Simulator is made 
available to the SuperUser as shown in the figure below. The Super User simply 
clicks on the Exit button to exit from this frame and returns to the default frame that is 
depicted in Figure 6-5. 
 
FIGURE 6-7: GUI SIMULATOR THAT SIMULATES CONTROLLER 
TRANSMISSION 
 
Recall that the OnComm procedure is developed such that it is initiated when 
received data is present in the serial port buffer. This data is then copied from the 
buffer into the variable, SerIn,  
 
Let SerIn = MSComm1.Input 
 
before the Select Case routine is invoked.  
In order to mimic the controller, the data must be received in much the same way as 
when data is being received from the controller. The problem however arises when 
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one considers that there will be no data present in the serial port buffer. This means 
that the OnComm procedure will never be initiated. The simulator has to therefore 
input data (mimicked received data) to the very first storage facility after the serial 
port buffer. This facility is the variable, SerIn.  
 
The simulator therefore writes all data that was entered into the “Mscom In Sim” 
input box to this variable and since the Select Case routine is not initiated 
automatically as in the case of the OnComm procedure it has to be manually initiated 
using the Case Select button. The GUI transmitted output may also be read in the 
“Out” text box provided that the code simulated writes to the original serial port as 
well as the Out text box. Code Extract 6-5 shows the source code for the Case Select 
button. 
Note that the code is exactly the same as that of the OnComm procedure except for 




























Chapter 7 – Test Results 




Various tests were conducted with results recorded to measure the system’s 
performance and verify the system process flow and event sequencing. Tests were 
carried out in two phases. The first phase was aimed at quantifying the Data 
Acquisition accuracy, repeatability and all round performance. The second phase was 
aimed at verifying the automated flow process and to ensure that the correct sequence 
of events was followed as programmed.  
 
For the first phase of tests, forty voltage values were injected at intervals of 10mV + 
1mV and the GUI Calibration Tool was used to acquire and record the forty 
respective system readings. The readings are taken in exactly the same manner as it 
would be in a normal test, i.e. 100 successive readings which will be averaged to 
produce the final value for the respective injected voltage value. 
 
The first test carried out in this phase was aimed at determining the repeatability of 
the system, i.e. to quantify the variation between the maximum and minimum 
readings acquired by the system for the same injected voltage value. Note that the 
results of this test are influenced by the Test Supply which was measured to have a 
worst case ripple of + 1mV. 
 
The complete results of this test, comprising 100 readings for each acquisition cycle, 
can be found on the disc included as Appendix O. The spreadsheet entitled 
“Repeatability Test As Recorded” is an unedited spreadsheet that depicts the manner 
in which readings are recorded by the system. The spreadsheet entitled “Repeatability 
Test with Highlights” has been edited by the author to present the recorded data to the 
reader in a manner that is easier to analyse. With reference to Column CX the 
maximum average acquired was 0.187902V and the minimum average acquired was 
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The second test in this phase was aimed at quantifying the variances of the acquired 
values from the true, injected values, determining the output linearity of the system 
and ascertaining the relationship between the input injected values and the system 
output recorded values. The complete results of this test, comprising 100 readings for 
each acquisition cycle, can be found on the disc included as Appendix O. 
 
The Spreadsheet entitled “System Evaluation” shows the data that was acquired and 
recorded during this test. Columns A to CX are the original data columns and depict 
the data that was recorded during each reading cycle. Column CY represents the 
voltage that was injected into the system in order to produce the respective system 
reading and recording. Column CZ shows the absolute value of the difference 
between the injected and recorded values, i.e. the system error, and Column DA 
represents the reading number. It should be noted here again that the results of this 
test depends on the ripple of the Test Supply.  
 
The author noted that the system’s acquired values vary more from the true injected 
values for the lower range of injected values, i.e. for injected values less than 0.08V. 
As the input voltage (injected voltage) increases the variation from the true value 
reduces. Recalling that the expected input range for any test that is to be carried out 
by this system is within the range of 100mV to 350mV, these variances for the lower 
input values are tolerable, as it will have little bearing on actual test results due to the 
decreasing error as the input voltage increases to within the typical 100mV to 350mV 
input range. If need be, more time and resources can be spent on reducing this 
variation when the system is installed. For the expected input range of 100mV to 
350mV, the maximum error that was measured during this test was 0.00112V which 
when calculated as a percentage of the injected voltage (i.e. 0.15V) for that 
measurement is: 
 
Maximum Percentage Error = 
0.15V
 0.00112V
x 100  ………      7-1 
= 0.75 % 
 
The graphs shown in Figures 7-1 to 7-6 summarises the results of this test. The input 
(injected value) curves and best-fit input linear curves are plotted and compared with 
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the output (acquired values) curves and best-fit output linear curves. This is done in 
order to compare the variation of the output from the input injection values 
throughout the range of the Data Aquisation System. As can be seen from these 
graphs and the best fit linear graph equations, the variation between the injected 
values and the system acquired values is minimal therefore implying an almost 
straight line, y = x relationship between the system input and recorded output values, 
as depicted in Figure 7-6. 
 
When plotting the Output Vs Input curve and deriving the associated straight-line 
equation, i.e. y = 1.004x – 0.0012, it is clear the deviation from the ideal, y = x, curve 
is minimal. In simple terms this means that whatever potential is present at the system 
input is acquired and recorded by the system with very little deviation from the 
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Input Linearity
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FIGURE 7-3: OUTPUT LINEARITY CURVE 
 
Chapter 7 – Test Results 
Mr. S. Matadin    2001 027 41 148 
 
Output Linearity
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FIGURE 7-4: LINEAR BEST-FIT OUTPUT LINEARITY CURVE 
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Output Readings Vs Input Values
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FIGURE 7-6: LINEAR BEST-FIT PLOT OF OUTPUT (ACQUIRED) READINGS VS 
INPUT (INJECTED) VALUES 
 
Test three in this phase concentrated on the analysis of the data. As mentioned 
previously, if the potential difference across a pair of bars varies from the reference 
reading by a percentage that is larger than the percentage variance selected by the 
technician at the beginning of the test, a fault containing all the necessary details must 
be logged. At the end of the test, a test report containing all the faults as well as the 
test details and selected parameters must be printed. This information is also saved as 
a soft copy, as an update to the file that is associated with the armature under test by 
the component’s serial number. 
 
For this test, a simple series resistor and potentiometer network was set up on a test 
bench. All the resistor values were identical, 10kΩ, and were to represent/simulate 
bars that were healthy, i.e. bearing no faults. The resistor represented/simulated bars 
1, 2, 4 and 6. Bars 3, 5 and 7 were represented/simulated by potentiometers that were 
set such that the potential difference across them varied from the reference value 
(0.13594V) by a percentage that was greater the pre-selected 5% variance. The test 
report for this test can be found in Appendix E and the data recorded during this test 
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can found on the disc provided as Appendix O under the file named “001 Test Results  
2006-4-12  14H16M31”. Note that the name of the file represents the serial number 
that was entered, i.e. 001 Test Results, and the date and time of the test.   
 
With reference to Appendix E and O the reader will note all the recorded faults. The 
simulated short circuit fault that was logged on Bar 8 was created by simply shorting 
the system’s input probes. As discussed in the previous chapter and with reference to 
Appendix O, each cell in this row holds “Adjusted” except for column 102 of this row 
which holds 0. In the case of an Open Circuit, the binary word (1111 1111 1111 1110) 
that was transmitted by the Communication Microcontroller upon encountering this 
condition alerts the Calculation Subprogram that an Open Circuit has been detected. 
The value here is not important, all that matters is that a fault was logged on this bar 
indicating an Open Circuit. However, for completeness the value of 0.411646 is 
calculated using an algorithm in the Calculation subroutine in the GUI. Note that this 
algorithm contains the variable “Gain” which the reader will recall was set to 9.95, the 
outcome when 1111 1111 1111 1110 is received by the GUI is: 
 
Let ActVolReadRes = (4.096 / 65536) 
Let ActVolRead = (StnBit_WD * ActVolReadRes) 




Let ActVolReadRes = 4.096 / 65536 = 0.0000625 
Let ActVolRead  = 65534 x 0.0000625 = 4.095875 
Let mVActVolRead = 4.095875 / 9.95 = 0.411646 
 
And finally, on the tenth pair of bars, an Emergency Stop was initiated.  
 
The second phase of tests involved the testing of the automation processes. For these 
tests a digital oscilloscope that is capable of handling sixteen digital inputs was used 
to record the sequence of events as a test was carried out. The first test that was 
carried out was aimed at confirming the timing and the process flow of the system. 
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FIGURE 7-7: SYSTEM TIMING DIAGRAM 
 
Where, 
Signal 0 Represents the output of the first optical sensor 
Signal 1 Represents the output of the second optical sensor 
Signal 2 
Represents the output of the D flip-flop to which the first optical 
sensor is connected 
Signal 3 
Represents the output of the D flip-flop to which the Second optical 
sensor is connected 
Signal 4 
Represents the input to the External Interrupt 1 pin of the 
Automation Microcontroller 
Signal 5 Represents the output signal that controls the Armature Drive Motor 
Signal 6 
Represents input to the External Interrupt 0 pin of the Automation 
Microcontroller 
Signal 7 
Represents the output signal that controls the Detection Unit Drive 
Motor for the lowering motion 
Signal 8 
Represents the output signal that controls the Detection Unit Drive 
Motor for the raising motion 
Signal 9 Represents the output signal that controls the Test Supply Current 
 
Every test cycle begins by pulsing the Armature Drive Motor to begin rotating the 
armature under test, as signal 5 depicts. While rotating the armature optical sensors 1 
and 2 detect the copper bars on the commutator. Upon detecting a bar, the respective 
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optical sensor output goes high, clocking the gate of the D flip-flop that it is 
connected to causing its output to also go high.  This is depicted by signals 0 and 2, 
and signals 1 and 3. As soon as both D flip-flop outputs are high, External Interrupt 1 
is triggered via a NAND Gate as depicted by signal 4. The External Interrupt 1 ISR is 
then initiated. The Armature Drive Motor is stopped immediately, (Signal 5). 
Following this, the D flip-flops are “Cleared” (output = 0). This is evident when one 
looks at the point when External Interrupt 1 is triggered. After a few microseconds, 
the Armature Drive Motor signal goes Low followed by the outputs of the D flip-flops 
(Signals 1 and 3) both going low.  
 
Note that for this test the optical sensors were manually triggered, hence the output 
returns low after the triggering source is removed. Ordinarily, the outputs of the 
optical sensors will only return low when the gap between the bars have been 
detected. Signals 0 and 1 going High indicates that a copper bar has been detected, 
and returning to Low indicated that the gap between the bars have been detected. 
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FIGURE 7-8: TIMING DIAGRAM FOR A TYPICAL BAR DETECTION CYCLE 
 
Where, 
Signal 0 Represents the output of the first optical sensor 
Signal 1 Represents the output of the second optical sensor 
Signal 2 
Represents the output of the D flip-flop to which the First optical 
sensor is connected 
Signal 3 
Represents the output of the D flip-flop to which the Second optical 
sensor is connected 
Signal 4 
Represents the input to the External Interrupt 1 pin of the 
Automation Microcontroller 
Signal 5 
Represents the P0.5 on the Automation Microcontroller which 
provided the input signal to a Nand gate in order to clear the D flip-
flops 
Signal 6 
Represents the output of the above-mentioned Nand Gate, which 
triggers External Interrupt 1. 
 
Continuing with reference to Figure 7-7, shortly after the Armature Drive Motor has 
been stopped and the flip-flops cleared, the Detection Unit is lowered by pulsing the 
Detection Unit Drive Motor (Signal 7). At this point the Test Current is also switched 
on (Signal 9) for the reasons discussed in Chapter 4. When the test probes have 
reached the surface of the commutator as signaled by the inductive proximity switch 
on the Detection Unit, External Interrupt 0 is triggered as depicted by Signal 6. The 
External Interrupt 0 ISR immediately stops the lowering process.  
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The 100 cycle successive reading process then begins. Once this process is completed 
the Detection Unit is raised by pulsing the Detection Unit Drive Motor (Signal 8). 
Once raised to its initial position, as signaled by the inductive proximity switch on the 
physical test unit frame, External Interrupt 0 is again triggered. This time the ISR ends 
the raising process. The Test Supply Current is also switched off at this point. This is 
one complete automation cycle. The very same process is carried out for the next pair 
of bars. The control of the system’s main components such as the Armature Drive 
Motor, Detection Unit Drive Motor and the IGBT, via their respective electronic 
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FIGURE 7-9: TIMING DIAGRAM FOR MAIN COMPONENT SWITCHING 
 
Where, 
Signal 0 Represents the output signal that controls the Armature Drive Motor 
Signal 1 
Represents the input to the External Interrupt 1 pin of the 
Automation Microcontroller 
Signal 2 
Represents the output signal that controls the Detection Unit Drive 
Motor for the lowering motion 
Signal 3 
Represents input to the External Interrupt 0 pin of the Automation 
Microcontroller 
Signal 4 
Represents the output signal that controls the Detection Unit Drive 
Motor for the raising motion 
Signal 5 Represents the output signal that controls the Test Supply Current 
 
The next two tests were concerned with the verification of the accuracy of the 
maximum allowable time that is reloaded into the timer registers for the detection 
process i.e. Detection Reference Time and for the raising of the detection unit, i.e. 
Unit Raising Reference Time. As discussed in Chapter 4 under the heading 
Automation Microcontroller, the same subroutine is used by both procedures 
therefore, if the calculation and reloading algorithm is correct for one, it will also hold 
true for the other. 
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With this in mind, the author chose to verify the Detection Reference Time. Note that 
unlike the Unit Raising Reference Time, the Detection Reference Time for the first 
three bars is a preset 10s. This is because the recorded time from which the Detection 
Reference Time is calculated is only taken on the third pair of bars for the reason 
discussed in Chapter 4. Recall from Chapter 4, “The reason that the Detection 
Reference Time is calculated based on the time recorded for the third pair of bars is 
simply because the system is given time to settle during the first and second cycles.” 
This means that Error 1 should occur if a pair of bars is not detected within 10s of the 




FIGURE 7-10: ERROR 1 INITIATION AFTER A 10S+1S, PREDEFINED, 
ALLOWABLE PERIOD HAS LAPSED 
 
Where, 
Signal 0 Represents the output signal that controls the Armature Drive Motor 
Signal 1 
Represents the input to the External Interrupt 1 pin of the 
Automation Microcontroller 
Signal 2 
Represents the output signal that controls the Detection Unit Drive 
Motor for the lowering motion 
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Signal 3 
Represents input to the External Interrupt 0 pin of the Automation 
Microcontroller 
Signal 4 
Represents the output signal that controls the Detection Unit Drive 
Motor for the raising motion 
Signal 5 Represents the output signal that controls the Test Supply Current 
 
Figure 7-10 shows the first complete automation cycle for the first pair of bars but for 
the second automation cycle a pair of bars has not been detected, as shown by the 
External Interrupt 1 (Signal1) not being initiated, hence allowing the Armature Drive 
Motor to continue running until the 10s preset time has elapsed. This initiates the 
Error1 subroutine. The reader will notice that the Armature Drive Motor, Signal 0, 
was left to run for 11s. This is because of the 1s delay loop that was called 
immediately after initiating the Armature Drive Motor P0.4 to cater for real time 
switching delays.  
 
The effect of this is that 11s will elapse due to the 10s predetermined allowable time 
only being counted after the 1s delay loop. 
 
As shown in the next test’s results, see Figure 7-11, the 1s delay loop has no effect on 
the calculated Detection Reference Time. This reference time is equal to the time 
recorded for the detection process on the third pair of bars plus an additional 20% of 
this recorded time. 
 
Detection Reference Time = Third Pair Time Recording x 1.2 
 
The reason that the 1s delay loop does not have any effect on this calculation is 
because the recording of this time was stopped after a 1s delay loop which was called 
immediately after the Armature Drive Motor was stopped. In other words, the time 
recording process was started 1s after the Armature Drive Motor was started and 
stopped 1s after the Armature Drive Motor was stopped, the net result being that the 
precise duration for which the Armature Drive Motor ran, was recorded. The exact 
same procedure was followed in recording the Test Probe Lowering Time which is 
used to calculate the Unit Raising Reference Time. 
 
Unit Raising Reference Time = Recorded Test Probe Lowering Time x 1.2 
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The reference time recorded on the third pair of bars was 6 seconds and as can be seen 
in the figure below the maximum allowable time for a pair of bars to be detected, i.e. 
Detection Reference Time, is 7.2 seconds. 
 
 
     
FIGURE 7-11: ERROR 1 INITIATED AFTER THE PRE-CALCULATED TIME OF 
6S X 1.2 = 7.2S HAS LAPSED 
Where, 
Signal 0 Represents the output signal that controls the Armature Drive Motor 
Signal 1 
Represents the input to the External Interrupt 1 pin of the 
Automation Microcontroller 
Signal 2 
Represents the output signal that controls the Detection Unit Drive 
Motor for the lowering motion 
Signal 3 
Represents input to the External Interrupt 0 pin of the Automation 
Microcontroller 
Signal 4 
Represents the output signal that controls the Detection Unit Drive 
Motor for the raising motion 
Signal 5 Represents the output signal that controls the Test Supply Current 
 
The last test in this phase focused on the ADC control inputs and outputs. Although 
the fact that 100 volt-drop readings are acquired for each reading cycle, see Appendix 
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O, is proof that the ADC is operating as it should, the author thought that the 
following results should be included for completeness. 
Figure 7-12 and Figure 7-13 depict the transitions that each of the ADC control pins 
undergo for each of the 100 readings taken. The time scale on which these results 









Signal 0 Represents the ADC input pin, CR /  
Signal 1 Represents the ADC output pin, EOC  
Signal 2 Represents the ADC input pin, HBEN 
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FIGURE 7-13: ANNOTATED TIMING DIAGRAM FOR THE ADC INPUT AND 
OUTPUT CONTROL PINS 
 
Where, 
Signal 0 Represents the ADC input pin, CR /  
Signal 1 Represents the ADC output pin, EOC  
Signal 2 Represents the ADC input pin, HBEN 
Signal 3 Represents the ADC input pin, CS  
 
As presented in Chapter 4, the ADC control pins follow the same input and output 
sequence as specified in the datasheet. With reference to Figure 7-13, the reader will 
see that the first red marker, labelled 1, denotes the first CS falling edge. Holding 
CR / low during this transition puts the ADC into acquisition mode. The second red 
marker denotes the second CS falling edge. This initiates the start of a conversion. 
Holding CR / low during this transition puts the ADC into Standby Mode, i.e. the 
reference and buffer remain powered up after a conversion. Shortly after the second 
CS falling edge, the EOC  line goes low signalling the end of a conversion to the 
Communications Microcontroller. Upon receiving this signal the Communications 
 
Chapter 7 – Test Results 
Mr. S. Matadin    2001 027 41 161 
Microcontroller sets the HBEN pin Low, in order to ensure that the low-byte (i.e. the 
least significant data byte) of the converted ADC data is available on the output data 
bus on the CS  third falling edge. The CS  third falling edge is then initiated, as 
denoted by red marker labelled 3. This action loads the ADC data onto the eight-bit 
output bus. The HBEN pin is then toggled so that the high-byte  
(i.e. the most significant data byte) of the ADC conversion is available on the output 
data bus. Following this, the firstCS  raising edge after the third falling edge, as 
denoted by the pink marker labelled 4, puts the ADC output bus back into a high 
impedance state, as well as forcing the EOC line High. The next CS falling edge will 
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Conclusion 
 
The research, design and development that was required for the controller used in the 
Automated Volt-Drop Test process was centred largely on the design of embedded 
systems for automation applications.  Microcontroller based embedded systems offers 
the designer the flexibility to design any controller or system based on specific 
application requirements.  
 
However with flexibility comes the requirement for a deeper level of design detail in 
which case the designer has to cater for every task, function and outcome using 
software, firmware and hardware. From the provision of responses to inputs from the 
external environment to achieving communication between the modules that make up 
the controller or system and the building of a product that can operate optimally in the 
environment that it is designed to, the designer has to conceptualise, design, build and 
test each module. The same applies to the development of a GUI. With design of a 
controller, one can tailor a GUI that suits the application using existing programming 
packages with very little cost.  However this entails a deeper level of programming to 
achieve the required outcomes. 
 
The designed controller, GUI and RGUI fulfil the requirements of the set-out 
objective, i.e. the design of an embedded controller and GUI for the automation of the 
armature Volt-Drop Test. This was confirmed by the automation phase test results and 
the data acquisition and computation test results which revealed a maximum 
percentage error of 0.75%. When compared to the present test methods this controller 
and GUI will introduce a higher degree of accuracy in terms of the actual volt-drop 
readings and greater efficiency in terms of ensuring that every winding is tested and 
that skilled staff are not under utilised by performing these tests. Further, this new 
process ensures that test records are automatically saved on file to build a history of 
the armatures tested and to verify the competency of the test technician and armature 
repair staff. 
 
Although embedded controller designs are recommended for specialised or smaller 
controllers, with regard to larger scale process automation, off the shelf controllers 
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and GUI packages are recommended. From the authors experience, embedded 
controllers prove to be more cost effective and robust in on-board locomotive 
applications especially when considering the older locomotives where relays, resistors 
and heavy current contacts switches are used instead of microprocessor control and 
power electronic components such as IGBTs. Custom designed embedded controllers 
are recommended as the controllers that are installed in these locomotives as part of 
modifications have to withstand the unusually high electrical noise, EMI, vibration, 
dust and temperature environment along with very irregular and electrically noisy 
power supplies. Off the shelf controllers often fail in this environment, hence 
controllers have to be designed and built to operate optimally in this environment. For 
common industrial environments, off the shelf controllers are sufficiently rugged to 
cope with the operating environment. 
 
Off the shelf controllers, which include PLCs, may offer less flexibility and may 
require the purchase of a controller that incorporates features, functionality, input and 
output ports etc. that may be considered over-kill for smaller controller applications, 
however, they do offer built-in features, functionality and plug-and-play options for 
the interconnection of additional modules and GUI packages that will require minimal 
programming and hardware design. Built-in software functions and hardware 
operation have been tested in industry and have a proven record by the specific 
manufacturer. 
 
An off the shelf GUI environment, SCADA for example, which will be used with 
PLCs offer a large array of functionalities that can easily be used with minimum 
programming required as compared to a tailored GUI but has the associated downside 
of the cost.  
 
In summary, the design of an embedded controller, GUI and RGUI for the automation 
of the Volt-Drop Test was a task that involved detail design and testing along each 
phase of the project. For future automation projects in Spoornet workshops and test 
centres, it is recommended that the use of a off the shelf controller be investigated 
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The trade off that has to be considered in terms of embedded controller design is the 
flexibility to design a controller that is perfectly suited to the application and 
environment vs. the time and cost required for design and testing. The trade off to be 
considered in using off the shelf controllers is the ease of use and reduced time of 
implementation due to proven product history vs. the cost of purchasing these 
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Variable µ1 (In) µ1 (Out) NB (In) NB (Out) Protocol 
Ask for Man/Auto  x x  b 
Volt Drop Reading   x x  Data 
Ready to begin test  x x  d 
Start (click) x   x A 
End (click) x   x B 
Continue After Error (click) x   x C 
Take reading - Manual 
(signal) x   x D 
Continue test (signal) x   x E 
Emergency Stop (click) x   x F 
Auto/Man Toggle (signal) 
Manual x   x G 
Auto/Man Toggle (signal) 
Automatic x   x g 
Manual Emergency Stop 
(Press -Switch on the frame)  x x  O 
Last Bar Reached (signal) x   x P 
Last Bar Not Reached 
(signal) x   x p 
Increment # of bars (signal)  x x  I 
Error 1 – Bars Not Detected 
(signal)  x x  J 
Error 2 – Probes not 
lowered (signal)  x x  m 
Error 3 – Current Time 
Exceeded (signal)  x x  L 
Error 4 – Probed not Raised 
(signal)  x x  Q 
Alert NB of incoming Test 
reading data (High Byte)  x x  z 
Alert NB of incoming Test 
Reading data (Low Byte)  x x  y 
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End of 100 count reading 
continue signal x   x S 
Perform Calibration 


































































• Compatible with MCS®-51 Products
• 4K Bytes of In-System Programmable (ISP) Flash Memory
– Endurance: 1000 Write/Erase Cycles
• 4.0V to 5.5V Operating Range
• Fully Static Operation: 0 Hz to 33 MHz
• Three-level Program Memory Lock
• 128 x 8-bit Internal RAM
• 32 Programmable I/O Lines
• Two 16-bit Timer/Counters
• Six Interrupt Sources
• Full Duplex UART Serial Channel
• Low-power Idle and Power-down Modes
• Interrupt Recovery from Power-down Mode
• Watchdog Timer
• Dual Data Pointer
• Power-off Flag
• Fast Programming Time
• Flexible ISP Programming (Byte and Page Mode)
Description
The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K
bytes of In-System Programmable Flash memory. The device is manufactured using
Atmel’s high-density nonvolatile memory technology and is compatible with the indus-
try-standard 80C51 instruction set and pinout. The on-chip Flash allows the program
memory to be reprogrammed in-system or by a conventional nonvolatile memory pro-
grammer. By combining a versatile 8-bit CPU with In-System Programmable Flash on
a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a
highly-flexible and cost-effective solution to many embedded control applications.
The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of
RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-
vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and
clock circuitry. In addition, the AT89S51 is designed with static logic for operation
down to zero frequency and supports two software selectable power saving modes.
The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and
interrupt system to continue functioning. The Power-down mode saves the RAM con-
tents but freezes the oscillator, disabling all other chip functions until the next external
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VCC Supply voltage (all packages except 42-PDIP).
GND Ground (all packages except 42-PDIP; for 42-PDIP GND connects only the logic core and the
embedded program memory).
VDD Supply voltage for the 42-PDIP which connects only the logic core and the embedded program
memory.
PWRVDD Supply voltage for the 42-PDIP which connects only the I/O Pad Drivers. The application
board MUST connect both VDD and PWRVDD to the board supply voltage. 
PWRGND Ground for the 42-PDIP which connects only the I/O Pad Drivers. PWRGND and GND are
weakly connected through the common silicon substrate, but not through any metal link. The
application board MUST connect both GND and PWRGND to the board ground.
Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight
TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance
inputs. 
Port 0 can also be configured to be the multiplexed low-order address/data bus during
accesses to external program and data memory. In this mode, P0 has internal pull-ups.
Port 0 also receives the code bytes during Flash programming and outputs the code bytes
during program verification. External pull-ups are required during program verification. 
Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can
sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being
pulled low will source current (IIL) because of the internal pull-ups. 
Port 1 also receives the low-order address bytes during Flash programming and verification.
Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can
sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being
pulled low will source current (IIL) because of the internal pull-ups.
Port 2 emits the high-order address byte during fetches from external program memory and
during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this
application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external
data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Spe-
cial Function Register.
Port 2 also receives the high-order address bits and some control signals during Flash pro-
gramming and verification.
Port Pin Alternate Functions
P1.5 MOSI (used for In-System Programming)
P1.6 MISO (used for In-System Programming)
P1.7 SCK (used for In-System Programming)4      AT89S51
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Port 3 Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can
sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being
pulled low will source current (IIL) because of the pull-ups.
Port 3 receives some control signals for Flash programming and verification.
Port 3 also serves the functions of various special features of the AT89S51, as shown in the
following table. 
RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets
the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The
DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default
state of bit DISRTO, the RESET HIGH out feature is enabled.
ALE/PROG Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during
accesses to external memory. This pin is also the program pulse input (PROG) during Flash
programming. 
In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may
be used for external timing or clocking purposes. Note, however, that one ALE pulse is
skipped during each access to external data memory. 
If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set,
ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled
high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution
mode.
PSEN Program Store Enable (PSEN) is the read strobe to external program memory. 
When the AT89S51 is executing code from external program memory, PSEN is activated
twice each machine cycle, except that two PSEN activations are skipped during each access
to external data memory. 
EA/VPP External Access Enable. EA must be strapped to GND in order to enable the device to fetch
code from external program memory locations starting at 0000H up to FFFFH. Note, however,
that if lock bit 1 is programmed, EA will be internally latched on reset. 
EA should be strapped to VCC for internal program executions.
This pin also receives the 12-volt programming enable voltage (VPP) during Flash
programming.
XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
XTAL2 Output from the inverting oscillator amplifier
Port Pin Alternate Functions
P3.0 RXD (serial input port)
P3.1 TXD (serial output port)
P3.2 INT0 (external interrupt 0)
P3.3 INT1 (external interrupt 1)
P3.4 T0 (timer 0 external input)
P3.5 T1 (timer 1 external input)
P3.6 WR (external data memory write strobe)





A map of the on-chip memory area called the Special Function Register (SFR) space is shown
in Table 1.
Note that not all of the addresses are occupied, and unoccupied addresses may not be imple-
mented on the chip. Read accesses to these addresses will in general return random data,
and write accesses will have an indeterminate effect.
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products to invoke new features. In that case, the reset or inactive values of the new bits will
always be 0.
Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities
can be set for each of the five interrupt sources in the IP register.
Dual Data Pointer Registers: To facilitate accessing both internal and external data memory,
two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-
83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1.
The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the
respective Data Pointer Register.
Table 2.  AUXR: Auxiliary Register
AUXR Address = 8EH Reset Value = XXX00XX0B
Not Bit Addressable
– – – WDIDLE DISRTO – – DISALE
Bit 7 6 5 4 3 2 1 0




0 ALE is emitted at a constant rate of 1/6 the oscillator frequency
1 ALE is active only during a MOVX or MOVC instruction
DISRTO Disable/Enable Reset-out
DISRTO
0 Reset pin is driven High after WDT times out
1 Reset pin is input only
WDIDLE Disable/Enable WDT in IDLE mode
WDIDLE
0 WDT continues to count in IDLE mode
1 WDT halts counting in IDLE mode7
2487B–MICRO–12/03
Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR.




MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K
bytes each of external Program and Data Memory can be addressed.
Program Memory If the EA pin is connected to GND, all program fetches are directed to external memory.
On the AT89S51, if EA is connected to VCC, program fetches to addresses 0000H through
FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are
directed to external memory.
Data Memory The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct
and indirect addressing modes. Stack operations are examples of indirect addressing, so the






The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset
(WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a
user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H).
When the WDT is enabled, it will increment every machine cycle while the oscillator is running.
The WDT timeout period is dependent on the external clock frequency. There is no way to dis-
able the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.
Using the WDT To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register
(SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH
and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches
16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment
every machine cycle while the oscillator is running. This means the user must reset the WDT
at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H
to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written.
When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET
pulse duration is 98xTOSC, where TOSC = 1/FOSC. To make the best use of the WDT, it
should be serviced in those sections of code that will periodically be executed within the time
required to prevent a WDT reset.
Table 3.  AUXR1: Auxiliary Register 1
AUXR1 Address = A2H Reset Value = XXXXXXX0B
Not Bit Addressable
– – – – – – – DPS
Bit 7 6 5 4 3 2 1 0
– Reserved for future expansion
DPS Data Pointer Register Select
DPS
0 Selects DPTR Registers DP0L, DP0H
1 Selects DPTR Registers DP1L, DP1H8      AT89S51
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Power-down 
and Idle
In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-
down mode, the user does not need to service the WDT. There are two methods of exiting
Power-down mode: by a hardware reset or via a level-activated external interrupt, which is
enabled prior to entering Power-down mode. When Power-down is exited with hardware reset,
servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting
Power-down with an interrupt is significantly different. The interrupt is held low long enough for
the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To pre-
vent the WDT from resetting the device while the interrupt pin is held low, the WDT is not
started until the interrupt is pulled high. It is suggested that the WDT be reset during the inter-
rupt service for the interrupt used to exit Power-down mode.
To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best
to reset the WDT just before entering Power-down mode.
Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether
the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit =
0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode,
the user should always set up a timer that will periodically exit IDLE, service the WDT, and
reenter IDLE mode.
With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count
upon exit from IDLE.
UART The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further
information on the UART operation, refer to the Atmel Web site (http://www.atmel.com). From
the home page, select “Products”, then “Microcontrollers”, then “8051-Architecture”, then
“Documentation”, and “Other Documents”. Open the Adobe® Acrobat® file “AT89 Series Hard-
ware Description”.
Timer 0 and 1 Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the
AT89C51. For further information on the timers’ operation, refer to the Atmel Web site
(http://www.atmel.com). From the home page, select “Products”, then “Microcontrollers”, then
“8051-Architecture”, then “Documentation”, and “Other Documents”. Open the Adobe Acrobat
file “AT89 Series Hardware Description”.
Interrupts The AT89S51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two
timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in
Figure 1.
Each of these interrupt sources can be individually enabled or disabled by setting or clearing a
bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all
interrupts at once.
Note that Table 4 shows that bit positions IE.6 and IE.5 are unimplemented. User software
should not write 1s to these bit positions, since they may be used in future AT89 products.
The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers
overflow. The values are then polled by the circuitry in the next cycle.9
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Figure 1.  Interrupt Sources
Table 4.  Interrupt Enable (IE) Register 
      (MSB)                                                                                         (LSB)
EA – – ES ET1 EX1 ET0 EX0
       Enable Bit = 1 enables the interrupt.
       Enable Bit = 0 disables the interrupt.
Symbol Position Function
EA IE.7 Disables all interrupts. If EA = 0, no interrupt is 
acknowledged. If EA = 1, each interrupt source is 




ES IE.4 Serial Port interrupt enable bit
ET1 IE.3 Timer 1 interrupt enable bit
EX1 IE.2 External interrupt 1 enable bit
ET0 IE.1 Timer 0 interrupt enable bit
EX0 IE.0 External interrupt 0 enable bit
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Characteristics 
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be
configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or
ceramic resonator may be used. To drive the device from an external clock source, XTAL2
should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no require-
ments on the duty cycle of the external clock signal, since the input to the internal clocking
circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low
time specifications must be observed.
Figure 2.  Oscillator Connections
Note:  C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators
Figure 3.  External Clock Drive Configuration
Idle Mode In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special function reg-
isters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset. 
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
Power-down 
Mode
In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-
down is the last instruction executed. The on-chip RAM and Special Function Registers retain
their values until the Power-down mode is terminated. Exit from Power-down mode can be ini-
tiated either by a hardware reset or by activation of an enabled external interrupt (INT0 or
INT1). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not
be activated before VCC is restored to its normal operating level and must be held active long


















The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed
(P) to obtain the additional features listed in the following table.
When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during
reset. If the device is powered up without a reset, the latch initializes to a random value and
holds that value until reset is activated. The latched value of EA must agree with the current
logic level at that pin in order for the device to function properly.
Programming 
the Flash – 
Parallel Mode
The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The
programming interface needs a high-voltage (12-volt) program enable signal and is compati-
ble with conventional third-party Flash or EPROM programmers.
The AT89S51 code memory array is programmed byte-by-byte.
Programming Algorithm: Before programming the AT89S51, the address, data, and control
signals should be set up according to the Flash Programming Modes table (Table 7) and
Figures 4 and 5. To program the AT89S51, take the following steps:
1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals. 
4. Raise EA/VPP to 12V. 
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-
write cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 
through 5, changing the address and data for the entire array or until the end of the 
object file is reached.
Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle.
During a write cycle, an attempted read of the last byte written will result in the complement of
the written data on P0.7. Once the write cycle has been completed, true data is valid on all out-
puts, and the next cycle may begin. Data Polling may begin any time after a write cycle has
been initiated. 
Table 5.  Status of External Pins During Idle and Power-down Modes
Mode Program Memory ALE PSEN PORT0 PORT1 PORT2 PORT3
Idle Internal 1 1 Data Data Data Data
Idle External 1 1 Float Data Address Data
Power-down Internal 0 0 Data Data Data Data
Power-down External 0 0 Float Data Data Data
Table 6.  Lock Bit Protection Modes
Program Lock Bits
LB1 LB2 LB3 Protection Type
1 U U U No program lock features
2 P U U MOVC instructions executed from external program memory 
are disabled from fetching code bytes from internal memory, 
EA is sampled and latched on reset, and further 
programming of the Flash memory is disabled
3 P P U Same as mode 2, but verify is also disabled
4 P P P Same as mode 3, but external execution is also disabled12      AT89S51
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put signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0
is pulled high again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code
data can be read back via the address and data lines for verification. The status of the indi-
vidual lock bits can be verified directly by reading them back. 
Reading the Signature Bytes: The signature bytes are read by the same procedure as a nor-
mal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled
to a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured by Atmel
(100H) = 51H indicates AT89S51
(200H) = 06H
Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the
proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns -
500 ns.
In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase
instruction. In this mode, chip erase is self-timed and takes about 500 ms.
During chip erase, a serial read from any address location will return 00H at the data output.
Programming 
the Flash – 
Serial Mode
The Code memory array can be programmed using the serial ISP interface while RST is
pulled to VCC. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After
RST is set high, the Programming Enable instruction needs to be executed first before other
operations can be executed. Before a reprogramming sequence can occur, a Chip Erase
operation is required.
The Chip Erase operation turns the content of every memory location in the Code array into
FFH.
Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be con-
nected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be
less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK fre-




To program and verify the AT89S51 in the serial programming mode, the following sequence
is recommended:
1. Power-up sequence:
Apply power between VCC and GND pins.
Set RST pin to “H”.
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz
clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to 
pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be 
less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The 
write cycle is self-timed and typically takes less than 0.5 ms at 5V.
4. Any memory location can be verified by using the Read instruction that returns the con-
tent at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device 
operation.13
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Power-off sequence (if needed):
Set XTAL1 to “L” (if a crystal is not used).
Set RST to “L”.
Turn VCC power off.
Data Polling: The Data Polling feature is also available in the serial mode. In this mode, dur-
ing a write cycle an attempted read of the last byte written will result in the complement of the








Every code byte in the Flash array can be programmed by using the appropriate combination
of control signals. The write operation cycle is self-timed and once initiated, will automatically
time itself to completion.
Most major worldwide programming vendors offer worldwide support for the Atmel AT89
microcontroller series. Please contact your local programming vendor for the appropriate soft-
ware revision.
Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don’t care.
Table 7.  Flash Programming Modes









Write Code Data 5V H L
(2)
12V L H H H H DIN A11-8 A7-0
Read Code Data 5V H L H H L L L H H DOUT A11-8 A7-0
Write Lock Bit 1 5V H L
(3)
12V H H H H H X X X
Write Lock Bit 2 5V H L
(3)
12V H H H L L X X X
Write Lock Bit 3 5V H L
(3)
12V H L H H L X X X
Read Lock Bits
1, 2, 3





Chip Erase 5V H L
(1)
12V H L H L L X X X
Read Atmel ID 5V H L H H L L L L L 1EH 0000 00H
Read Device ID 5V H L H H L L L L L 51H 0001 00H
Read Device ID 5V H L H H L L L L L 06H 0010 00H14      AT89S51
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     AT89S51Figure 4.  Programming the Flash Memory (Parallel Mode)


































































Figure 6.  Flash Programming and Verification Waveforms – Parallel Mode 
Flash Programming and Verification Characteristics (Parallel Mode)
TA = 20°C to 30°C, VCC = 4.5 to 5.5V
Symbol Parameter Min Max Units
VPP Programming Supply Voltage 11.5 12.5 V
IPP Programming Supply Current 10 mA
ICC VCC Supply Current 30 mA
1/tCLCL Oscillator Frequency 3 33 MHz
tAVGL Address Setup to PROG Low 48tCLCL
tGHAX Address Hold After PROG 48tCLCL
tDVGL Data Setup to PROG Low 48tCLCL
tGHDX Data Hold After PROG 48tCLCL
tEHSH P2.7 (ENABLE) High to VPP 48tCLCL
tSHGL VPP Setup to PROG Low 10 µs
tGHSL VPP Hold After PROG 10 µs
tGLGH PROG Width 0.2 1 µs
tAVQV Address to Data Valid 48tCLCL
tELQV ENABLE Low to Data Valid 48tCLCL
tEHQZ Data Float After ENABLE 0 48tCLCL
tGHBL PROG High to BUSY Low 1.0 µs
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     AT89S51Figure 7.  Flash Memory Serial Downloading
Flash Programming and Verification Waveforms – Serial Mode
















7 6 5 4 3 2 1 017
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Note: 1. B1 = 0, B2 = 0 → Mode 1, no lock protection
B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated
After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data
bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.
For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are
latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to
be decoded.




OperationByte 1 Byte 2 Byte 3 Byte 4




Enable Serial Programming 
while RST is high




0010 0000 xxxx  Read data from Program 
memory in the byte mode
Write Program Memory
(Byte Mode)
0100 0000 xxxx Write data to Program 
memory in the byte mode
Write Lock Bits(1) 1010 1100 1110 00 xxxx xxxx xxxx xxxx Write Lock bits. See Note (1).
Read Lock Bits 0010 0100 xxxx xxxx xxxx xxxx xxx xx Read back current status of 
the lock bits (a programmed 
lock bit reads back as a “1”)
Read Signature Bytes 0010 1000 xxxx xxx xxx0 Signature Byte Read Signature Byte
Read Program Memory
(Page Mode)
0011 0000 xxxx Byte 0 Byte 1... 
Byte 255
Read data from Program 




0101 0000 xxxx Byte 0 Byte 1... 
Byte 255
Write data to Program 
memory in the Page Mode 
(256 bytes)
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Serial Programming Characteristics








Table 9.  Serial Programming Characteristics, TA = -40° C to 85° C, VCC = 4.0 - 5.5V (Unless Otherwise Noted)
Symbol Parameter Min Typ Max Units
1/tCLCL Oscillator Frequency 3 33 MHz
tCLCL Oscillator Period 30 ns
tSHSL SCK Pulse Width High 8 tCLCL ns
tSLSH SCK Pulse Width Low 8 tCLCL ns
tOVSH MOSI Setup to SCK High tCLCL ns
tSHOX MOSI Hold after SCK High 2 tCLCL ns
tSLIV SCK Low to MISO Valid 10 16 32 ns
tERASE Chip Erase Instruction Cycle Time 500 ms
tSWC Serial Byte Write Cycle Time 64 tCLCL + 400 µs
Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin: 10 mA
Maximum IOL per 8-bit port:
Port 0: 26 mA          Ports 1, 2, 3: 15 mA
Maximum total IOL for all output pins: 71 mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater
than the listed test conditions.
2. Minimum VCC for Power-down is 2V.
Absolute Maximum Ratings*
Operating Temperature.................................. -55°C to +125°C *NOTICE: Stresses beyond those listed under “Absolute 
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and 
functional operation of the device at these or any 
other conditions beyond those indicated in the 
operational sections of this specification is not 
implied. Exposure to absolute maximum rating 
conditions for extended periods may affect 
device reliability.
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin
with Respect to Ground .....................................-1.0V to +7.0V
Maximum Operating Voltage ............................................ 6.6V
DC Output Current...................................................... 15.0 mA
DC Characteristics
The values shown in this table are valid for TA = -40°C to 85°C and VCC = 4.0V to 5.5V, unless otherwise noted.
Symbol Parameter Condition Min Max Units
VIL Input Low Voltage (Except EA) -0.5 0.2 VCC-0.1 V
VIL1 Input Low Voltage (EA) -0.5 0.2 VCC-0.3 V
VIH Input High Voltage (Except XTAL1, RST) 0.2 VCC+0.9 VCC+0.5 V
VIH1 Input High Voltage (XTAL1, RST) 0.7 VCC VCC+0.5 V
VOL Output Low Voltage
(1) (Ports 1,2,3) IOL = 1.6 mA 0.45 V
VOL1
Output Low Voltage(1)




(Ports 1,2,3, ALE, PSEN)
IOH = -60 µA, VCC = 5V ± 10% 2.4 V
IOH = -25 µA 0.75 VCC V
IOH = -10 µA 0.9 VCC V
VOH1
Output High Voltage
(Port 0 in External Bus Mode)
IOH = -800 µA, VCC = 5V ± 10% 2.4 V
IOH = -300 µA 0.75 VCC V
IOH = -80 µA 0.9 VCC V
IIL Logical 0 Input Current (Ports 1,2,3) VIN = 0.45V -50 µA
ITL
Logical 1 to 0 Transition Current 
(Ports 1,2,3) VIN = 2V, VCC = 5V ± 10% 
-650 µA
ILI Input Leakage Current (Port 0, EA) 0.45 < VIN < VCC ±10 µA
RRST Reset Pulldown Resistor 50 300 KΩ
CIO Pin Capacitance Test Freq. = 1 MHz, TA = 25°C 10 pF
ICC
Power Supply Current
Active Mode, 12 MHz 25 mA
Idle Mode, 12 MHz 6.5 mA
Power-down Mode(2) VCC = 5.5V 50 µA20      AT89S51
2487B–MICRO–12/03
     AT89S51AC Characteristics 
Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other
outputs = 80 pF.
External Program and Data Memory Characteristics
Symbol Parameter
12 MHz Oscillator Variable Oscillator
UnitsMin Max Min Max
1/tCLCL Oscillator Frequency 0 33 MHz
tLHLL ALE Pulse Width 127 2tCLCL-40 ns
tAVLL Address Valid to ALE Low 43 tCLCL-25 ns
tLLAX Address Hold After ALE Low 48 tCLCL-25 ns
tLLIV ALE Low to Valid Instruction In 233 4tCLCL-65 ns
tLLPL ALE Low to PSEN Low 43 tCLCL-25 ns
tPLPH PSEN Pulse Width 205 3tCLCL-45 ns
tPLIV PSEN Low to Valid Instruction In 145 3tCLCL-60 ns
tPXIX Input Instruction Hold After PSEN 0 0 ns
tPXIZ Input Instruction Float After PSEN 59 tCLCL-25 ns
tPXAV PSEN to Address Valid 75 tCLCL-8 ns
tAVIV Address to Valid Instruction In 312 5tCLCL-80 ns
tPLAZ PSEN Low to Address Float 10 10 ns
tRLRH RD Pulse Width 400 6tCLCL-100 ns
tWLWH WR Pulse Width 400 6tCLCL-100 ns
tRLDV RD Low to Valid Data In  252 5tCLCL-90 ns
tRHDX Data Hold After RD 0 0 ns
tRHDZ Data Float After RD 97 2tCLCL-28 ns
tLLDV ALE Low to Valid Data In 517 8tCLCL-150 ns
tAVDV Address to Valid Data In 585 9tCLCL-165 ns
tLLWL ALE Low to RD or WR Low 200 300 3tCLCL-50 3tCLCL+50 ns
tAVWL Address to RD or WR Low 203 4tCLCL-75 ns
tQVWX Data Valid to WR Transition 23 tCLCL-30 ns
tQVWH Data Valid to WR High 433 7tCLCL-130 ns
tWHQX Data Hold After WR 33 tCLCL-25 ns
tRLAZ RD Low to Address Float 0 0 ns
tWHLH RD or WR High to ALE High 43 123 tCLCL-25 tCLCL+25 ns21
2487B–MICRO–12/03
External Program Memory Read Cycle















PORT 2 A8 - A15



















PORT  2 P2.0  -  P2.7  OR  A8  -  A15  FROM  DPH
A0  -  A7  FROM  PCL
A8  -  A15  FROM  PCH
DATA  IN INSTR  IN22      AT89S51
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     AT89S51External Data Memory Write Cycle
















PORT  2 P2.0  -  P2.7  OR  A8  -  A15  FROM  DPH
A0  -  A7  FROM  PCL
A8  -  A15  FROM  PCH






V     -  0.5VCC
0.45V
0.2  V -  0.1VCC
0.7 VCC
External Clock Drive
Symbol Parameter Min Max Units
1/tCLCL Oscillator Frequency 0 33 MHz
tCLCL Clock Period 30 ns
tCHCX High Time 12 ns
tCLCX Low Time 12 ns
tCLCH Rise Time 5 ns
tCHCL Fall Time 5 ns23
2487B–MICRO–12/03
Shift Register Mode Timing Waveforms
AC Testing Input/Output Waveforms(1)
Note: 1. AC Inputs during testing are driven at VCC - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at VIH
min. for a logic 1 and VIL max. for a logic 0.
Float Waveforms(1)
Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to
float when a 100 mV change from the loaded VOH/VOL level occurs.
Serial Port Timing: Shift Register Mode Test Conditions
The values in this table are valid for VCC = 4.0V to 5.5V and Load Capacitance = 80 pF.
Symbol Parameter
12 MHz Osc Variable Oscillator
UnitsMin Max Min Max
tXLXL Serial Port Clock Cycle Time 1.0 12tCLCL µs
tQVXH Output Data Setup to Clock Rising Edge 700 10tCLCL-133 ns
tXHQX Output Data Hold After Clock Rising Edge 50 2tCLCL-80 ns
tXHDX Input Data Hold After Clock Rising Edge 0 0 ns
































VALID VALIDVALID VALIDVALID VALIDVALID VALID
0.45V
TEST  POINTS
V     -  0.5VCC 0.2  V     +  0.9VCC









VOL - 0.1V24      AT89S51
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Supply Ordering Code Package Operation Range



















(-40° C to 85° C)









(0° C to 70° C)
Package Type
44A 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J 44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
42PS6 42-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)25
2487B–MICRO–12/03
Packaging Information
44A – TQFP 
  2325 Orchard Parkway




44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,














(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 
2. Dimensions D1 and E1 do not include mold protrusion. Allowable 
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum 
plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10 mm maximum.
A – – 1.20
A1 0.05 – 0.15
A2  0.95 1.00 1.05           
D 11.75 12.00 12.25
D1 9.90 10.00 10.10 Note 2
E 11.75 12.00 12.25
E1 9.90 10.00 10.10 Note 2
B           0.30 – 0.45
C 0.09 – 0.20
L 0.45 –  0.75
e 0.80 TYP26      AT89S51
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     AT89S5144J – PLCC 
Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC. 
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
A 4.191 – 4.572
A1 2.286 – 3.048
A2  0.508 – –           
D 17.399 – 17.653
D1 16.510 – 16.662 Note 2
E 17.399 – 17.653
E1 16.510 – 16.662 Note 2
D2/E2 14.986 – 16.002
B 0.660 – 0.813
B1 0.330 –  0.533
e 1.270 TYP
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
















44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)  B44J
10/04/01
  2325 Orchard Parkway





40P6 – PDIP 
  2325 Orchard Parkway




40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual 




















(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
A – – 4.826
A1 0.381 – –
D 52.070 – 52.578 Note 2
E 15.240 – 15.875
E1 13.462 – 13.970 Note 2
B 0.356 – 0.559
B1 1.041 – 1.651
L 3.048 – 3.556
C 0.203 –      0.381     
eB 15.494 – 17.526
e 2.540 TYP
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").28      AT89S51
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     AT89S5142PS6 – PDIP 
  2325 Orchard Parkway




42PS6, 42-lead (0.600"/15.24 mm Wide) Plastic Dual 




















(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
A – – 4.83
A1 0.51 – –
D 36.70 – 36.96 Note 2
E 15.24 – 15.88
E1 13.46 – 13.97 Note 2
B 0.38 – 0.56
B1 0.76 – 1.27
L 3.05 – 3.43
C 0.20 –      0.30     
eB – – 18.55
e 1.78 TYP
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").29
2487B–MICRO–12/03
 Printed on recycled paper.
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Quad 2-Input NAND Gates
General Description
This device contains four independent gates each of which
performs the logic NAND function.
Features
Y Alternate Military/Aerospace device (54LS00) is avail-





Order Number 54LS00DMQB, 54LS00FMQB, 54LS00LMQB, DM54LS00J, DM54LS00W, DM74LS00M or DM74LS00N









H e High Logic Level
L e Low Logic Level
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max, DM54 2.5 3.4 V
Voltage VIL e Max DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max, DM54 0.25 0.4
Voltage VIH e Min DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input Current VCC e Max, VI e 2.7V 20 mA
IIL Low Level Input Current VCC e Max, VI e 0.4V b0.36 mA
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2)
DM74 b20 b100
ICCH Supply Current with VCC e Max 0.8 1.6 mA
Outputs High
ICCL Supply Current with VCC e Max 2.4 4.4 mA
Outputs Low
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
RL e 2 kX
Symbol Parameter CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time 3 10 4 15 ns
Low to High Level Output
tPHL Propagation Delay Time 3 10 4 15 ns
High to Low Level Output
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
2
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS00LMQB
NS Package Number E20A
3
Physical Dimensions inches (millimeters)
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS00DMQB or DM54LS00J
NS Package Number J14A
14-Lead Small Outline Molded Package (M)
Order Number DM74LS00M
NS Package Number M14A
4
Physical Dimensions inches (millimeters) (Continued)
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS00N












































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS00FMQB or DM54LS00W
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.



















Quad 2-Input NOR Gate
General Description
This device contains four independent gates each of which
performs the logic NOR function.
 
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram Function Table
H = HIGH Logic Level
L = LOW Logic Level
Order Number Package Number Package Description
DM74LS02M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS02SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS02N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide













02 Absolute Maximum Ratings(Note 1)
Note 1:  The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Electrical Characteristics 
over recommended operating free air temperature range (unless otherwise noted)
Note 2: All typicals are at VCC = 5V, TA = 25°C.
Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Switching Characteristics 
at VCC = 5V and TA = 25°C
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range −65°C to +150°C
Symbol Parameter Min Nom Max Units
VCC Supply Voltage 4.75 5 5.25 V
VIH HIGH Level Input Voltage 2 V
VIL LOW Level Input Voltage 0.8 V
IOH HIGH Level Output Current −0.4 mA
IOL LOW Level Output Current 8 mA
TA Free Air Operating Temperature 0 70 °C




VI Input Clamp Voltage VCC = Min, II = −18 mA −1.5 V
VOH HIGH Level VCC = Min, IOH = Max,
2.7 3.4 V
Output Voltage VIL = Max
VOL LOW Level VCC = Min, IOL = Max,
0.35 0.5
Output Voltage VIH = Min V
IOL = 4 mA, VCC = Min 0.25 0.4
II Input Current @ Max Input Voltage VCC = Max, VI = 7V 0.1 mA
IIH HIGH Level Input Current VCC = Max, VI = 2.7V 20 µA
IIL LOW Level Input Current VCC = Max, VI = 0.4V −0.40 mA
IOS Short Circuit Output Current VCC = Max (Note 3) −20 −100 mA
ICCH Supply Current with Outputs HIGH VCC = Max 1.6 3.2 mA
ICCL Supply Current with Outputs LOW VCC = Max 2.8 5.4 mA
RL = 2 kΩ
Symbol Parameter CL = 15 pF CL = 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time
13 18 ns
LOW-to-HIGH Level Output









Physical Dimensions inches (millimeters) unless otherwise noted








02 Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


















Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
This datasheet has been downloaded from:
www.DatasheetCatalog.com
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  Dependable Texas Instruments Quality and
Reliability
 description
These devices contain six independent inverters.
Copyright   2002, Texas Instruments Incorporated
 
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of





























SN5404 . . . J PACKAGE
SN54LS04, SN54S04 . . . J OR W PACKAGE
SN7404 . . . D, N, OR NS PACKAGE
SN74LS04 . . . D, DB, N, OR NS PACKAGE






























SN5404 . . . W PACKAGE
(TOP VIEW)
3 2 1 20 19

































NC – No internal connection
V C
C
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
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0°C to 70°C SOIC – D Tape and reel SN74LS04DR
Tube SN74S04D
S04
Tape and reel SN74S04DR
SOP NS
Tape and reel SN7404NSR SN7404
 – 
Tape and reel SN74LS04NSR 74LS04








–55°C to 125°C Tube SNJ54S04J SNJ54S04J
Tube SNJ5404W SNJ5404W






† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
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absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC (see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Input voltage, VI: ’04, ’S04 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
’LS04 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Package thermal impedance, θJA (see Note 2): D package 86°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DB package 96°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
NS package 76°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Storage temperature range, Tstg –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. This are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network ground terminal.




MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current –0.4 –0.4 mA
IOL Low-level output current 16 16 mA
TA Operating free-air temperature –55 125 0 70 °C





MIN TYP§ MAX MIN TYP§ MAX
VIK VCC = MIN, II = –12 mA –1.5 –1.5 V
VOH VCC = MIN, VIL = 0.8 V, IOH = –0.4 mA 2.4 3.4 2.4 3.4 V
VOL VCC = MIN, VIH = 2 V, IOL = 16 mA 0.2 0.4 0.2 0.4 V
II VCC = MAX, VI = 5.5 V 1 1 mA
IIH VCC = MAX, VI = 2.4 V 40 40 µA
IIL VCC = MAX, VI = 0.4 V –1.6 –1.6 mA
IOS¶ VCC = MAX –20 –55 –18 –55 mA
ICCH VCC = MAX, VI = 0 V 6 12 6 12 mA
ICCL VCC = MAX, VI = 4.5 V 18 33 18 33 mA
‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ All typical values are at VCC = 5 V, TA = 25°C.
¶ Not more than one output should be shorted at a time.
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MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.7 0.8 V
IOH High-level output current –0.4 –0.4 mA
IOL Low-level output current 4 8 mA
TA Operating free-air temperature –55 125 0 70 °C





MIN TYP‡ MAX MIN TYP‡ MAX
VIK VCC = MIN, II = –18 mA –1.5 –1.5 V
VOH VCC = MIN, VIL = MAX, IOH = –0.4 mA 2.5 3.4 2.7 3.4 V
VOL VCC = MIN VIH = 2 V
IOL = 4 mA 0.25 0.4 0.4
V  ,    
IOL = 8 mA 0.25 0.5
II VCC = MAX, VI = 7 V 0.1 0.1 mA
IIH VCC = MAX, VI = 2.7 V 20 20 µA
IIL VCC = MAX, VI = 0.4 V –0.4 –0.4 mA
IOS§ VCC = MAX –20 –100 –20 –100 mA
ICCH VCC = MAX, VI = 0 V 1.2 2.4 1.2 2.4 mA
ICCL VCC = MAX, VI = 4.5 V 3.6 6.6 3.6 6.6 mA
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.
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MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current –1 –1 mA
IOL Low-level output current 20 20 mA
TA Operating free-air temperature –55 125 0 70 °C





MIN TYP‡ MAX MIN TYP‡ MAX
VIK VCC = MIN, II = –18 mA –1.2 –1.2 V
VOH VCC = MIN, VIL = 0.8 V, IOH = –1 mA 2.5 3.4 2.7 3.4 V
VOL VCC = MIN, VIH = 2 V, IOL = 20 mA 0.5 0.5 V
II VCC = MAX, VI = 5.5 V 1 1 mA
IIH VCC = MAX, VI = 2.7 V 50 50 µA
IIL VCC = MAX, VI = 0.5 V –2 –2 mA
IOS§ VCC = MAX –40 –100 –40 –100 mA
ICCH VCC = MAX, VI = 0 V 15 24 15 24 mA
ICCL VCC = MAX, VI = 4.5 V 30 54 30 54 mA
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.
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NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω; tr and tf ≤ 7 ns for Series
54/74 devices and tr and tf ≤ 2.5 ns for Series 54S/74S devices.































VOH – 0.5 V
VOL + 0.5 V
≈1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
1.5 V 1.5 V
1.5 V 1.5 V
1.5 V
1.5 V 1.5 V




1.5 V 1.5 V
1.5 V 1.5 V
1.5 V 1.5 V
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NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
F. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω, tr ≤ 1.5 ns, tf ≤ 2.6 ns.





























and D) ≈1.5 V
VOH – 0.5 V
VOL + 0.5 V
≈1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
1.3 V 1.3 V
1.3 V 1.3 V
1.3 V
1.3 V 1.3 V




1.3 V 1.3 V
1.3 V 1.3 V
1.3 V 1.3 V
VOL
VOH
Figure 2. Load Circuits and Voltage Waveforms
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54LS08/DM54LS08/DM74LS08 Quad 2-Input AND Gates
General Description
This device contains four independent gates each of which
performs the logic AND function.
Features
Y Alternate Military/Aerospace device (54LS08) is avail-





Order Number 54LS08DMQB, 54LS08FMQB, 54LS08LMQB, DM54LS08J, DM54LS08W, DM74LS08M or DM74LS08N









H e High Logic Level
L e Low Logic Level
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max, DM54 2.5 3.4 V
Voltage VIH e Min DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max, DM54 0.25 0.4
Voltage VIL e Max DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input Current VCC e Max, VI e 2.7V 20 mA
IIL Low Level Input Current VCC e Max, VI e 0.4V b0.36 mA
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2) DM74 b20 b100
ICCH Supply Current with VCC e Max 2.4 4.8 mA
Outputs High
ICCL Supply Current with VCC e Max 4.4 8.8 mA
Outputs Low
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
RL e 2 kX
Symbol Parameter CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time 4 13 6 18 ns
Low to High Level Output
tPHL Propagation Delay Time 3 11 5 18 ns
High to Low Level Output
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
2
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS08LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS08DMQB or DM54LS08J
NS Package Number J14A
4
Physical Dimensions inches (millimeters) (Continued)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS08M
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS08N











































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS08FMQB or DM54LS08W
NS Package Number W14B
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DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
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Quad 2-Input OR Gates
General Description
This device contains four independent gates each of which
performs the logic OR function.
Features
Y Alternate Military/Aerospace device (54LS32) is avail-





Order Number 54LS32DMQB, 54LS32FMQB, 54LS32LMQB,
DM54LS32J, DM54LS32W, DM74LS32M or DM74LS32N
See NS Package Number E20A, J14A, M14A, N14A or W14B
Function Table







H e High Logic Level
L e Low Logic Level
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max DM54 2.5 3.4 V
Voltage VIH e Min DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max DM54 0.25 0.4
Voltage VIL e Max DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input Current VCC e Max, VI e 2.7V 20 mA
IIL Low Level Input Current VCC e Max, VI e 0.4V b0.36 mA
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2) DM74 b20 b100
ICCH Supply Current with VCC e Max 3.1 6.2 mA
Outputs High
ICCL Supply Current with VCC e Max 4.9 9.8 mA
Outputs Low
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
RL e 2 kX
Symbol Parameter CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time 3 11 4 15 ns
Low to High Level Output
tPHL Propagation Delay Time 3 11 4 15 ns
High to Low Level Output
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
2
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS32LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS32DMQB or DM54LS32J
NS Package Number J14A
4
Physical Dimensions inches (millimeters)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS32M
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS32N










































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS32FMQB or DM54LS32W
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960













































The ’LS279 consists of four individual and independent Set-
Reset Latches with active low inputs. Two of the four latch-
es have an additonal S input ANDed with the primary S
input. A low on any S input while the R input is high will be
stored in the latch and appear on the corresponding Q out-
put as a high. A low on the R input while the S input is high
will clear the Q output to a low. Simultaneous transistion of
the R and S inputs from low to high will cause the Q output
to be indeterminate. Both inputs are voltage level triggered
and are not affected by transition time of the input data.
Features
Y Alternate military/aerospace device (54LS279) is avail-





Order Number 54LS279DMQB, 54LS279FMQB, 54LS279LMQB,
DM54LS279J, DM74LS279M or DM74LS279N








H e High Level
L e Low Level
Q0 e The Level of Q before the indicated input conditions were established.
*This output level is pseudo stable; that is, it may not persist when the S and R
inputs return to their inactive (high) level.
Note 1: For latches with double S inputs:
H e both S inputs high
L e one or both S inputs low
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max DM54 2.5 3.5 V
Voltage
VIL e Max, VIH e Min DM74 2.7 3.5
VOL Low Level Output VCC e Min, IOL e Max DM54 0.25 0.4
Voltage VIL e Max, VIH e Min DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input VCC e Max, VI e 2.7V 20 mA
Current
IIL Low Level Input VCC e Max, VI e 0.4V
b0.4 mA
Current
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2)
DM74 b20 b100
ICC Supply Current VCC e Max (Note 3) 3.8 7 mA
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 3: ICC is measured with all R inputs grounded, all S inputs at 4.5V and all outputs open.
2
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
From (Input)
RL e 2 kX
Symbol Parameter To (Output) CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time S to 22 25 ns
Low to High Level Output Q
tPHL Propagation Delay Time S to 15 23 ns
High to Low Level Output Q
tPHL Propagation Delay Time R to 27 33 ns
High to Low Level Output Q
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS279LMQB
NS Package Number E20A
16-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS279DMQB or DM54LS279J
NS Package Number J16A
4
Physical Dimensions inches (millimeters) (Continued)
16-Lead Small Outline Molded Package (M)
Order Number DM74LS279M
NS Package Number M16A
16-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS279N









































Physical Dimensions inches (millimeters) (Continued)
16-Lead Ceramic Flat Package (W)
Order Number 54LS279FMQB or DM54LS279W
NS Package Number W16A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960









• Compatible with MCS®-51 Products
• 4K Bytes of In-System Programmable (ISP) Flash Memory
– Endurance: 1000 Write/Erase Cycles
• 4.0V to 5.5V Operating Range
• Fully Static Operation: 0 Hz to 33 MHz
• Three-level Program Memory Lock
• 128 x 8-bit Internal RAM
• 32 Programmable I/O Lines
• Two 16-bit Timer/Counters
• Six Interrupt Sources
• Full Duplex UART Serial Channel
• Low-power Idle and Power-down Modes
• Interrupt Recovery from Power-down Mode
• Watchdog Timer
• Dual Data Pointer
• Power-off Flag
• Fast Programming Time
• Flexible ISP Programming (Byte and Page Mode)
Description
The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K
bytes of In-System Programmable Flash memory. The device is manufactured using
Atmel’s high-density nonvolatile memory technology and is compatible with the indus-
try-standard 80C51 instruction set and pinout. The on-chip Flash allows the program
memory to be reprogrammed in-system or by a conventional nonvolatile memory pro-
grammer. By combining a versatile 8-bit CPU with In-System Programmable Flash on
a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a
highly-flexible and cost-effective solution to many embedded control applications.
The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of
RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-
vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and
clock circuitry. In addition, the AT89S51 is designed with static logic for operation
down to zero frequency and supports two software selectable power saving modes.
The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and
interrupt system to continue functioning. The Power-down mode saves the RAM con-
tents but freezes the oscillator, disabling all other chip functions until the next external
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VCC Supply voltage (all packages except 42-PDIP).
GND Ground (all packages except 42-PDIP; for 42-PDIP GND connects only the logic core and the
embedded program memory).
VDD Supply voltage for the 42-PDIP which connects only the logic core and the embedded program
memory.
PWRVDD Supply voltage for the 42-PDIP which connects only the I/O Pad Drivers. The application
board MUST connect both VDD and PWRVDD to the board supply voltage. 
PWRGND Ground for the 42-PDIP which connects only the I/O Pad Drivers. PWRGND and GND are
weakly connected through the common silicon substrate, but not through any metal link. The
application board MUST connect both GND and PWRGND to the board ground.
Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight
TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance
inputs. 
Port 0 can also be configured to be the multiplexed low-order address/data bus during
accesses to external program and data memory. In this mode, P0 has internal pull-ups.
Port 0 also receives the code bytes during Flash programming and outputs the code bytes
during program verification. External pull-ups are required during program verification. 
Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can
sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being
pulled low will source current (IIL) because of the internal pull-ups. 
Port 1 also receives the low-order address bytes during Flash programming and verification.
Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can
sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being
pulled low will source current (IIL) because of the internal pull-ups.
Port 2 emits the high-order address byte during fetches from external program memory and
during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this
application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external
data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Spe-
cial Function Register.
Port 2 also receives the high-order address bits and some control signals during Flash pro-
gramming and verification.
Port Pin Alternate Functions
P1.5 MOSI (used for In-System Programming)
P1.6 MISO (used for In-System Programming)
P1.7 SCK (used for In-System Programming)4      AT89S51
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Port 3 Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can
sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being
pulled low will source current (IIL) because of the pull-ups.
Port 3 receives some control signals for Flash programming and verification.
Port 3 also serves the functions of various special features of the AT89S51, as shown in the
following table. 
RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets
the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The
DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default
state of bit DISRTO, the RESET HIGH out feature is enabled.
ALE/PROG Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during
accesses to external memory. This pin is also the program pulse input (PROG) during Flash
programming. 
In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may
be used for external timing or clocking purposes. Note, however, that one ALE pulse is
skipped during each access to external data memory. 
If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set,
ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled
high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution
mode.
PSEN Program Store Enable (PSEN) is the read strobe to external program memory. 
When the AT89S51 is executing code from external program memory, PSEN is activated
twice each machine cycle, except that two PSEN activations are skipped during each access
to external data memory. 
EA/VPP External Access Enable. EA must be strapped to GND in order to enable the device to fetch
code from external program memory locations starting at 0000H up to FFFFH. Note, however,
that if lock bit 1 is programmed, EA will be internally latched on reset. 
EA should be strapped to VCC for internal program executions.
This pin also receives the 12-volt programming enable voltage (VPP) during Flash
programming.
XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
XTAL2 Output from the inverting oscillator amplifier
Port Pin Alternate Functions
P3.0 RXD (serial input port)
P3.1 TXD (serial output port)
P3.2 INT0 (external interrupt 0)
P3.3 INT1 (external interrupt 1)
P3.4 T0 (timer 0 external input)
P3.5 T1 (timer 1 external input)
P3.6 WR (external data memory write strobe)





A map of the on-chip memory area called the Special Function Register (SFR) space is shown
in Table 1.
Note that not all of the addresses are occupied, and unoccupied addresses may not be imple-
mented on the chip. Read accesses to these addresses will in general return random data,
and write accesses will have an indeterminate effect.
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products to invoke new features. In that case, the reset or inactive values of the new bits will
always be 0.
Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities
can be set for each of the five interrupt sources in the IP register.
Dual Data Pointer Registers: To facilitate accessing both internal and external data memory,
two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-
83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1.
The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the
respective Data Pointer Register.
Table 2.  AUXR: Auxiliary Register
AUXR Address = 8EH Reset Value = XXX00XX0B
Not Bit Addressable
– – – WDIDLE DISRTO – – DISALE
Bit 7 6 5 4 3 2 1 0




0 ALE is emitted at a constant rate of 1/6 the oscillator frequency
1 ALE is active only during a MOVX or MOVC instruction
DISRTO Disable/Enable Reset-out
DISRTO
0 Reset pin is driven High after WDT times out
1 Reset pin is input only
WDIDLE Disable/Enable WDT in IDLE mode
WDIDLE
0 WDT continues to count in IDLE mode
1 WDT halts counting in IDLE mode7
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Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR.




MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K
bytes each of external Program and Data Memory can be addressed.
Program Memory If the EA pin is connected to GND, all program fetches are directed to external memory.
On the AT89S51, if EA is connected to VCC, program fetches to addresses 0000H through
FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are
directed to external memory.
Data Memory The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct
and indirect addressing modes. Stack operations are examples of indirect addressing, so the






The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset
(WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a
user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H).
When the WDT is enabled, it will increment every machine cycle while the oscillator is running.
The WDT timeout period is dependent on the external clock frequency. There is no way to dis-
able the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.
Using the WDT To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register
(SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH
and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches
16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment
every machine cycle while the oscillator is running. This means the user must reset the WDT
at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H
to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written.
When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET
pulse duration is 98xTOSC, where TOSC = 1/FOSC. To make the best use of the WDT, it
should be serviced in those sections of code that will periodically be executed within the time
required to prevent a WDT reset.
Table 3.  AUXR1: Auxiliary Register 1
AUXR1 Address = A2H Reset Value = XXXXXXX0B
Not Bit Addressable
– – – – – – – DPS
Bit 7 6 5 4 3 2 1 0
– Reserved for future expansion
DPS Data Pointer Register Select
DPS
0 Selects DPTR Registers DP0L, DP0H
1 Selects DPTR Registers DP1L, DP1H8      AT89S51
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Power-down 
and Idle
In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-
down mode, the user does not need to service the WDT. There are two methods of exiting
Power-down mode: by a hardware reset or via a level-activated external interrupt, which is
enabled prior to entering Power-down mode. When Power-down is exited with hardware reset,
servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting
Power-down with an interrupt is significantly different. The interrupt is held low long enough for
the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To pre-
vent the WDT from resetting the device while the interrupt pin is held low, the WDT is not
started until the interrupt is pulled high. It is suggested that the WDT be reset during the inter-
rupt service for the interrupt used to exit Power-down mode.
To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best
to reset the WDT just before entering Power-down mode.
Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether
the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit =
0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode,
the user should always set up a timer that will periodically exit IDLE, service the WDT, and
reenter IDLE mode.
With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count
upon exit from IDLE.
UART The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further
information on the UART operation, refer to the Atmel Web site (http://www.atmel.com). From
the home page, select “Products”, then “Microcontrollers”, then “8051-Architecture”, then
“Documentation”, and “Other Documents”. Open the Adobe® Acrobat® file “AT89 Series Hard-
ware Description”.
Timer 0 and 1 Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the
AT89C51. For further information on the timers’ operation, refer to the Atmel Web site
(http://www.atmel.com). From the home page, select “Products”, then “Microcontrollers”, then
“8051-Architecture”, then “Documentation”, and “Other Documents”. Open the Adobe Acrobat
file “AT89 Series Hardware Description”.
Interrupts The AT89S51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two
timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in
Figure 1.
Each of these interrupt sources can be individually enabled or disabled by setting or clearing a
bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all
interrupts at once.
Note that Table 4 shows that bit positions IE.6 and IE.5 are unimplemented. User software
should not write 1s to these bit positions, since they may be used in future AT89 products.
The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers
overflow. The values are then polled by the circuitry in the next cycle.9
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Figure 1.  Interrupt Sources
Table 4.  Interrupt Enable (IE) Register 
      (MSB)                                                                                         (LSB)
EA – – ES ET1 EX1 ET0 EX0
       Enable Bit = 1 enables the interrupt.
       Enable Bit = 0 disables the interrupt.
Symbol Position Function
EA IE.7 Disables all interrupts. If EA = 0, no interrupt is 
acknowledged. If EA = 1, each interrupt source is 




ES IE.4 Serial Port interrupt enable bit
ET1 IE.3 Timer 1 interrupt enable bit
EX1 IE.2 External interrupt 1 enable bit
ET0 IE.1 Timer 0 interrupt enable bit
EX0 IE.0 External interrupt 0 enable bit
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Characteristics 
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be
configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or
ceramic resonator may be used. To drive the device from an external clock source, XTAL2
should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no require-
ments on the duty cycle of the external clock signal, since the input to the internal clocking
circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low
time specifications must be observed.
Figure 2.  Oscillator Connections
Note:  C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators
Figure 3.  External Clock Drive Configuration
Idle Mode In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special function reg-
isters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset. 
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
Power-down 
Mode
In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-
down is the last instruction executed. The on-chip RAM and Special Function Registers retain
their values until the Power-down mode is terminated. Exit from Power-down mode can be ini-
tiated either by a hardware reset or by activation of an enabled external interrupt (INT0 or
INT1). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not
be activated before VCC is restored to its normal operating level and must be held active long


















The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed
(P) to obtain the additional features listed in the following table.
When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during
reset. If the device is powered up without a reset, the latch initializes to a random value and
holds that value until reset is activated. The latched value of EA must agree with the current
logic level at that pin in order for the device to function properly.
Programming 
the Flash – 
Parallel Mode
The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The
programming interface needs a high-voltage (12-volt) program enable signal and is compati-
ble with conventional third-party Flash or EPROM programmers.
The AT89S51 code memory array is programmed byte-by-byte.
Programming Algorithm: Before programming the AT89S51, the address, data, and control
signals should be set up according to the Flash Programming Modes table (Table 7) and
Figures 4 and 5. To program the AT89S51, take the following steps:
1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals. 
4. Raise EA/VPP to 12V. 
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-
write cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 
through 5, changing the address and data for the entire array or until the end of the 
object file is reached.
Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle.
During a write cycle, an attempted read of the last byte written will result in the complement of
the written data on P0.7. Once the write cycle has been completed, true data is valid on all out-
puts, and the next cycle may begin. Data Polling may begin any time after a write cycle has
been initiated. 
Table 5.  Status of External Pins During Idle and Power-down Modes
Mode Program Memory ALE PSEN PORT0 PORT1 PORT2 PORT3
Idle Internal 1 1 Data Data Data Data
Idle External 1 1 Float Data Address Data
Power-down Internal 0 0 Data Data Data Data
Power-down External 0 0 Float Data Data Data
Table 6.  Lock Bit Protection Modes
Program Lock Bits
LB1 LB2 LB3 Protection Type
1 U U U No program lock features
2 P U U MOVC instructions executed from external program memory 
are disabled from fetching code bytes from internal memory, 
EA is sampled and latched on reset, and further 
programming of the Flash memory is disabled
3 P P U Same as mode 2, but verify is also disabled
4 P P P Same as mode 3, but external execution is also disabled12      AT89S51
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put signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0
is pulled high again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code
data can be read back via the address and data lines for verification. The status of the indi-
vidual lock bits can be verified directly by reading them back. 
Reading the Signature Bytes: The signature bytes are read by the same procedure as a nor-
mal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled
to a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured by Atmel
(100H) = 51H indicates AT89S51
(200H) = 06H
Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the
proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns -
500 ns.
In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase
instruction. In this mode, chip erase is self-timed and takes about 500 ms.
During chip erase, a serial read from any address location will return 00H at the data output.
Programming 
the Flash – 
Serial Mode
The Code memory array can be programmed using the serial ISP interface while RST is
pulled to VCC. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After
RST is set high, the Programming Enable instruction needs to be executed first before other
operations can be executed. Before a reprogramming sequence can occur, a Chip Erase
operation is required.
The Chip Erase operation turns the content of every memory location in the Code array into
FFH.
Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be con-
nected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be
less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK fre-




To program and verify the AT89S51 in the serial programming mode, the following sequence
is recommended:
1. Power-up sequence:
Apply power between VCC and GND pins.
Set RST pin to “H”.
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz
clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to 
pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be 
less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The 
write cycle is self-timed and typically takes less than 0.5 ms at 5V.
4. Any memory location can be verified by using the Read instruction that returns the con-
tent at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device 
operation.13
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Power-off sequence (if needed):
Set XTAL1 to “L” (if a crystal is not used).
Set RST to “L”.
Turn VCC power off.
Data Polling: The Data Polling feature is also available in the serial mode. In this mode, dur-
ing a write cycle an attempted read of the last byte written will result in the complement of the








Every code byte in the Flash array can be programmed by using the appropriate combination
of control signals. The write operation cycle is self-timed and once initiated, will automatically
time itself to completion.
Most major worldwide programming vendors offer worldwide support for the Atmel AT89
microcontroller series. Please contact your local programming vendor for the appropriate soft-
ware revision.
Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don’t care.
Table 7.  Flash Programming Modes









Write Code Data 5V H L
(2)
12V L H H H H DIN A11-8 A7-0
Read Code Data 5V H L H H L L L H H DOUT A11-8 A7-0
Write Lock Bit 1 5V H L
(3)
12V H H H H H X X X
Write Lock Bit 2 5V H L
(3)
12V H H H L L X X X
Write Lock Bit 3 5V H L
(3)
12V H L H H L X X X
Read Lock Bits
1, 2, 3





Chip Erase 5V H L
(1)
12V H L H L L X X X
Read Atmel ID 5V H L H H L L L L L 1EH 0000 00H
Read Device ID 5V H L H H L L L L L 51H 0001 00H
Read Device ID 5V H L H H L L L L L 06H 0010 00H14      AT89S51
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     AT89S51Figure 4.  Programming the Flash Memory (Parallel Mode)


































































Figure 6.  Flash Programming and Verification Waveforms – Parallel Mode 
Flash Programming and Verification Characteristics (Parallel Mode)
TA = 20°C to 30°C, VCC = 4.5 to 5.5V
Symbol Parameter Min Max Units
VPP Programming Supply Voltage 11.5 12.5 V
IPP Programming Supply Current 10 mA
ICC VCC Supply Current 30 mA
1/tCLCL Oscillator Frequency 3 33 MHz
tAVGL Address Setup to PROG Low 48tCLCL
tGHAX Address Hold After PROG 48tCLCL
tDVGL Data Setup to PROG Low 48tCLCL
tGHDX Data Hold After PROG 48tCLCL
tEHSH P2.7 (ENABLE) High to VPP 48tCLCL
tSHGL VPP Setup to PROG Low 10 µs
tGHSL VPP Hold After PROG 10 µs
tGLGH PROG Width 0.2 1 µs
tAVQV Address to Data Valid 48tCLCL
tELQV ENABLE Low to Data Valid 48tCLCL
tEHQZ Data Float After ENABLE 0 48tCLCL
tGHBL PROG High to BUSY Low 1.0 µs
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     AT89S51Figure 7.  Flash Memory Serial Downloading
Flash Programming and Verification Waveforms – Serial Mode
















7 6 5 4 3 2 1 017
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Note: 1. B1 = 0, B2 = 0 → Mode 1, no lock protection
B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated
After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data
bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.
For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are
latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to
be decoded.




OperationByte 1 Byte 2 Byte 3 Byte 4




Enable Serial Programming 
while RST is high




0010 0000 xxxx  Read data from Program 
memory in the byte mode
Write Program Memory
(Byte Mode)
0100 0000 xxxx Write data to Program 
memory in the byte mode
Write Lock Bits(1) 1010 1100 1110 00 xxxx xxxx xxxx xxxx Write Lock bits. See Note (1).
Read Lock Bits 0010 0100 xxxx xxxx xxxx xxxx xxx xx Read back current status of 
the lock bits (a programmed 
lock bit reads back as a “1”)
Read Signature Bytes 0010 1000 xxxx xxx xxx0 Signature Byte Read Signature Byte
Read Program Memory
(Page Mode)
0011 0000 xxxx Byte 0 Byte 1... 
Byte 255
Read data from Program 




0101 0000 xxxx Byte 0 Byte 1... 
Byte 255
Write data to Program 
memory in the Page Mode 
(256 bytes)
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Serial Programming Characteristics








Table 9.  Serial Programming Characteristics, TA = -40° C to 85° C, VCC = 4.0 - 5.5V (Unless Otherwise Noted)
Symbol Parameter Min Typ Max Units
1/tCLCL Oscillator Frequency 3 33 MHz
tCLCL Oscillator Period 30 ns
tSHSL SCK Pulse Width High 8 tCLCL ns
tSLSH SCK Pulse Width Low 8 tCLCL ns
tOVSH MOSI Setup to SCK High tCLCL ns
tSHOX MOSI Hold after SCK High 2 tCLCL ns
tSLIV SCK Low to MISO Valid 10 16 32 ns
tERASE Chip Erase Instruction Cycle Time 500 ms
tSWC Serial Byte Write Cycle Time 64 tCLCL + 400 µs
Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin: 10 mA
Maximum IOL per 8-bit port:
Port 0: 26 mA          Ports 1, 2, 3: 15 mA
Maximum total IOL for all output pins: 71 mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater
than the listed test conditions.
2. Minimum VCC for Power-down is 2V.
Absolute Maximum Ratings*
Operating Temperature.................................. -55°C to +125°C *NOTICE: Stresses beyond those listed under “Absolute 
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and 
functional operation of the device at these or any 
other conditions beyond those indicated in the 
operational sections of this specification is not 
implied. Exposure to absolute maximum rating 
conditions for extended periods may affect 
device reliability.
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin
with Respect to Ground .....................................-1.0V to +7.0V
Maximum Operating Voltage ............................................ 6.6V
DC Output Current...................................................... 15.0 mA
DC Characteristics
The values shown in this table are valid for TA = -40°C to 85°C and VCC = 4.0V to 5.5V, unless otherwise noted.
Symbol Parameter Condition Min Max Units
VIL Input Low Voltage (Except EA) -0.5 0.2 VCC-0.1 V
VIL1 Input Low Voltage (EA) -0.5 0.2 VCC-0.3 V
VIH Input High Voltage (Except XTAL1, RST) 0.2 VCC+0.9 VCC+0.5 V
VIH1 Input High Voltage (XTAL1, RST) 0.7 VCC VCC+0.5 V
VOL Output Low Voltage
(1) (Ports 1,2,3) IOL = 1.6 mA 0.45 V
VOL1
Output Low Voltage(1)




(Ports 1,2,3, ALE, PSEN)
IOH = -60 µA, VCC = 5V ± 10% 2.4 V
IOH = -25 µA 0.75 VCC V
IOH = -10 µA 0.9 VCC V
VOH1
Output High Voltage
(Port 0 in External Bus Mode)
IOH = -800 µA, VCC = 5V ± 10% 2.4 V
IOH = -300 µA 0.75 VCC V
IOH = -80 µA 0.9 VCC V
IIL Logical 0 Input Current (Ports 1,2,3) VIN = 0.45V -50 µA
ITL
Logical 1 to 0 Transition Current 
(Ports 1,2,3) VIN = 2V, VCC = 5V ± 10% 
-650 µA
ILI Input Leakage Current (Port 0, EA) 0.45 < VIN < VCC ±10 µA
RRST Reset Pulldown Resistor 50 300 KΩ
CIO Pin Capacitance Test Freq. = 1 MHz, TA = 25°C 10 pF
ICC
Power Supply Current
Active Mode, 12 MHz 25 mA
Idle Mode, 12 MHz 6.5 mA
Power-down Mode(2) VCC = 5.5V 50 µA20      AT89S51
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Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other
outputs = 80 pF.
External Program and Data Memory Characteristics
Symbol Parameter
12 MHz Oscillator Variable Oscillator
UnitsMin Max Min Max
1/tCLCL Oscillator Frequency 0 33 MHz
tLHLL ALE Pulse Width 127 2tCLCL-40 ns
tAVLL Address Valid to ALE Low 43 tCLCL-25 ns
tLLAX Address Hold After ALE Low 48 tCLCL-25 ns
tLLIV ALE Low to Valid Instruction In 233 4tCLCL-65 ns
tLLPL ALE Low to PSEN Low 43 tCLCL-25 ns
tPLPH PSEN Pulse Width 205 3tCLCL-45 ns
tPLIV PSEN Low to Valid Instruction In 145 3tCLCL-60 ns
tPXIX Input Instruction Hold After PSEN 0 0 ns
tPXIZ Input Instruction Float After PSEN 59 tCLCL-25 ns
tPXAV PSEN to Address Valid 75 tCLCL-8 ns
tAVIV Address to Valid Instruction In 312 5tCLCL-80 ns
tPLAZ PSEN Low to Address Float 10 10 ns
tRLRH RD Pulse Width 400 6tCLCL-100 ns
tWLWH WR Pulse Width 400 6tCLCL-100 ns
tRLDV RD Low to Valid Data In  252 5tCLCL-90 ns
tRHDX Data Hold After RD 0 0 ns
tRHDZ Data Float After RD 97 2tCLCL-28 ns
tLLDV ALE Low to Valid Data In 517 8tCLCL-150 ns
tAVDV Address to Valid Data In 585 9tCLCL-165 ns
tLLWL ALE Low to RD or WR Low 200 300 3tCLCL-50 3tCLCL+50 ns
tAVWL Address to RD or WR Low 203 4tCLCL-75 ns
tQVWX Data Valid to WR Transition 23 tCLCL-30 ns
tQVWH Data Valid to WR High 433 7tCLCL-130 ns
tWHQX Data Hold After WR 33 tCLCL-25 ns
tRLAZ RD Low to Address Float 0 0 ns
tWHLH RD or WR High to ALE High 43 123 tCLCL-25 tCLCL+25 ns21
2487B–MICRO–12/03
External Program Memory Read Cycle















PORT 2 A8 - A15



















PORT  2 P2.0  -  P2.7  OR  A8  -  A15  FROM  DPH
A0  -  A7  FROM  PCL
A8  -  A15  FROM  PCH
DATA  IN INSTR  IN22      AT89S51
2487B–MICRO–12/03
     AT89S51External Data Memory Write Cycle
















PORT  2 P2.0  -  P2.7  OR  A8  -  A15  FROM  DPH
A0  -  A7  FROM  PCL
A8  -  A15  FROM  PCH






V     -  0.5VCC
0.45V
0.2  V -  0.1VCC
0.7 VCC
External Clock Drive
Symbol Parameter Min Max Units
1/tCLCL Oscillator Frequency 0 33 MHz
tCLCL Clock Period 30 ns
tCHCX High Time 12 ns
tCLCX Low Time 12 ns
tCLCH Rise Time 5 ns
tCHCL Fall Time 5 ns23
2487B–MICRO–12/03
Shift Register Mode Timing Waveforms
AC Testing Input/Output Waveforms(1)
Note: 1. AC Inputs during testing are driven at VCC - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at VIH
min. for a logic 1 and VIL max. for a logic 0.
Float Waveforms(1)
Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to
float when a 100 mV change from the loaded VOH/VOL level occurs.
Serial Port Timing: Shift Register Mode Test Conditions
The values in this table are valid for VCC = 4.0V to 5.5V and Load Capacitance = 80 pF.
Symbol Parameter
12 MHz Osc Variable Oscillator
UnitsMin Max Min Max
tXLXL Serial Port Clock Cycle Time 1.0 12tCLCL µs
tQVXH Output Data Setup to Clock Rising Edge 700 10tCLCL-133 ns
tXHQX Output Data Hold After Clock Rising Edge 50 2tCLCL-80 ns
tXHDX Input Data Hold After Clock Rising Edge 0 0 ns
































VALID VALIDVALID VALIDVALID VALIDVALID VALID
0.45V
TEST  POINTS
V     -  0.5VCC 0.2  V     +  0.9VCC









VOL - 0.1V24      AT89S51
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Supply Ordering Code Package Operation Range



















(-40° C to 85° C)









(0° C to 70° C)
Package Type
44A 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J 44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
42PS6 42-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)25
2487B–MICRO–12/03
Packaging Information
44A – TQFP 
  2325 Orchard Parkway




44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,














(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 
2. Dimensions D1 and E1 do not include mold protrusion. Allowable 
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum 
plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10 mm maximum.
A – – 1.20
A1 0.05 – 0.15
A2  0.95 1.00 1.05           
D 11.75 12.00 12.25
D1 9.90 10.00 10.10 Note 2
E 11.75 12.00 12.25
E1 9.90 10.00 10.10 Note 2
B           0.30 – 0.45
C 0.09 – 0.20
L 0.45 –  0.75
e 0.80 TYP26      AT89S51
2487B–MICRO–12/03
     AT89S5144J – PLCC 
Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC. 
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
A 4.191 – 4.572
A1 2.286 – 3.048
A2  0.508 – –           
D 17.399 – 17.653
D1 16.510 – 16.662 Note 2
E 17.399 – 17.653
E1 16.510 – 16.662 Note 2
D2/E2 14.986 – 16.002
B 0.660 – 0.813
B1 0.330 –  0.533
e 1.270 TYP
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
















44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)  B44J
10/04/01
  2325 Orchard Parkway





40P6 – PDIP 
  2325 Orchard Parkway




40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual 




















(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
A – – 4.826
A1 0.381 – –
D 52.070 – 52.578 Note 2
E 15.240 – 15.875
E1 13.462 – 13.970 Note 2
B 0.356 – 0.559
B1 1.041 – 1.651
L 3.048 – 3.556
C 0.203 –      0.381     
eB 15.494 – 17.526
e 2.540 TYP
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").28      AT89S51
2487B–MICRO–12/03
     AT89S5142PS6 – PDIP 
  2325 Orchard Parkway




42PS6, 42-lead (0.600"/15.24 mm Wide) Plastic Dual 




















(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
A – – 4.83
A1 0.51 – –
D 36.70 – 36.96 Note 2
E 15.24 – 15.88
E1 13.46 – 13.97 Note 2
B 0.38 – 0.56
B1 0.76 – 1.27
L 3.05 – 3.43
C 0.20 –      0.30     
eB – – 18.55
e 1.78 TYP
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").29
2487B–MICRO–12/03
 Printed on recycled paper.
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The LM555 is a highly stable device for generating accurate
time delays or oscillation. Additional terminals are provided
for triggering or resetting if desired. In the time delay mode
of operation, the time is precisely controlled by one external
resistor and capacitor. For astable operation as an oscilla-
tor, the free running frequency and duty cycle are accurately
controlled with two external resistors and one capacitor.
The circuit may be triggered and reset on falling waveforms,
and the output circuit can source or sink up to 200 mA or
drive TTL circuits.
Features
Y Direct replacement for SE555/NE555
Y Timing from microseconds through hours
Y Operates in both astable and monostable modes
Y Adjustable duty cycle
Y Output can source or sink 200 mA
Y Output and supply TTL compatible
Y Temperature stability better than 0.005% per §C





Y Time delay generation
Y Pulse width modulation
Y Pulse position modulation
Y Linear ramp generator
Schematic Diagram
TL/H/7851–1
C1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.
Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage a18V
Power Dissipation (Note 1)
LM555H, LM555CH 760 mW
LM555, LM555CN 1180 mW
Operating Temperature Ranges
LM555C 0§C to a70§C
LM555 b55§C to a 125§C
Storage Temperature Range b65§C to a150§C
Soldering Information
Dual-In-Line Package
Soldering (10 Seconds) 260§C
Small Outline Package
Vapor Phase (60 Seconds) 215§C
Infrared (15 Seconds) 220§C
See AN-450 ‘‘Surface Mounting Methods and Their Effect
on Product Reliability’’ for other methods of soldering sur-
face mount devices.
Electrical Characteristics (TA e 25§C, VCC e a5V to a15V, unless othewise specified)
Limits
Parameter Conditions LM555 LM555C Units
Min Typ Max Min Typ Max
Supply Voltage 4.5 18 4.5 16 V
Supply Current VCC e 5V, RL e % 3 5 3 6 mA
VCC e 15V, RL e % 10 12 10 15 mA
(Low State) (Note 2)
Timing Error, Monostable
Initial Accuracy 0.5 1 %
Drift with Temperature RA e 1k to 100 kX, 30 50 ppm/§C
C e 0.1 mF, (Note 3)
Accuracy over Temperature 1.5 1.5 %
Drift with Supply 0.05 0.1 %/V
Timing Error, Astable
Initial Accuracy 1.5 2.25 %
Drift with Temperature RA, RB e 1k to 100 kX, 90 150 ppm/§C
C e 0.1 mF, (Note 3)
Accuracy over Temperature 2.5 3.0 %
Drift with Supply 0.15 0.30 %/V
Threshold Voltage 0.667 0.667 x VCC
Trigger Voltage VCC e 15V 4.8 5 5.2 5 V
VCC e 5V 1.45 1.67 1.9 1.67 V
Trigger Current 0.01 0.5 0.5 0.9 mA
Reset Voltage 0.4 0.5 1 0.4 0.5 1 V
Reset Current 0.1 0.4 0.1 0.4 mA
Threshold Current (Note 4) 0.1 0.25 0.1 0.25 mA
Control Voltage Level VCC e 15V 9.6 10 10.4 9 10 11 V
VCC e 5V 2.9 3.33 3.8 2.6 3.33 4 V
Pin 7 Leakage Output High 1 100 1 100 nA
Pin 7 Sat (Note 5)
Output Low VCC e 15V, I7 e 15 mA 150 180 mV
Output Low VCC e 4.5V, I7 e 4.5 mA 70 100 80 200 mV
2
Electrical Characteristics TA e 25§C, VCC e a5V to a15V, (unless othewise specified) (Continued)
Limits
Parameter Conditions LM555 LM555C Units
Min Typ Max Min Typ Max
Output Voltage Drop (Low) VCC e 15V
ISINK e 10 mA 0.1 0.15 0.1 0.25 V
ISINK e 50 mA 0.4 0.5 0.4 0.75 V
ISINK e 100 mA 2 2.2 2 2.5 V
ISINK e 200 mA 2.5 2.5 V
VCC e 5V
ISINK e 8 mA 0.1 0.25 V
ISINK e 5 mA 0.25 0.35 V
Output Voltage Drop (High) ISOURCE e 200 mA, VCC e 15V 12.5 12.5 V
ISOURCE e 100 mA, VCC e 15V 13 13.3 12.75 13.3 V
VCC e 5V 3 3.3 2.75 3.3 V
Rise Time of Output 100 100 ns
Fall Time of Output 100 100 ns
Note 1: For operating at elevated temperatures the device must be derated above 25§C based on a a150§C maximum junction temperature and a thermal
resistance of 164§c/w (T0-5), 106§c/w (DIP) and 170§c/w (S0-8) junction to ambient.
Note 2: Supply current when output high typically 1 mA less at VCC e 5V.
Note 3: Tested at VCC e 5V and VCC e 15V.
Note 4: This will determine the maximum value of RA a RB for 15V operation. The maximum total (RA a RB) is 20 MX.
Note 5: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.





Order Number LM555H or LM555CH
See NS Package Number H08C
Dual-In-Line and Small Outline Packages
TL/H/7851–3
Top View
Order Number LM555J, LM555CJ,
LM555CM or LM555CN








High Output Voltage vs
Output Sink Current
Low Output Voltage vs
Output Sink Current
Low Output Voltage vs
Output Sink Current
Low Output Voltage vs
Voltage Level of Trigger Pulse
Output Propagation Delay vs
Voltage Level of Trigger Pulse
Output Propagation Delay vs
Voltage vs Sink Current
Discharge Transistor (Pin 7)
Voltage vs Sink Current





In this mode of operation, the timer functions as a one-shot
(Figure 1 ). The external capacitor is initially held discharged
by a transistor inside the timer. Upon application of a nega-
tive trigger pulse of less than 1/3 VCC to pin 2, the flip-flop is
set which both releases the short circuit across the capaci-
tor and drives the output high.
TL/H/7851–5
FIGURE 1. Monostable
The voltage across the capacitor then increases exponen-
tially for a period of t e 1.1 RA C, at the end of which time
the voltage equals 2/3 VCC. The comparator then resets
the flip-flop which in turn discharges the capacitor and
drives the output to its low state. Figure 2 shows the wave-
forms generated in this mode of operation. Since the charge
and the threshold level of the comparator are both directly
proportional to supply voltage, the timing internal is inde-
pendent of supply.
TL/H/7851–6
VCC e 5V Top Trace: Input 5V/Div.
TIME e 0.1 ms/DIV. Middle Trace: Output 5V/Div.
RA e 9.1 kX Bottom Trace: Capacitor Voltage 2V/Div.
C e 0.01 mF
FIGURE 2. Monostable Waveforms
During the timing cycle when the output is high, the further
application of a trigger pulse will not effect the circuit so
long as the trigger input is returned high at least 10 ms be-
fore the end of the timing interval. However the circuit can
be reset during this time by the application of a negative
pulse to the reset terminal (pin 4). The output will then re-
main in the low state until a trigger pulse is again applied.
When the reset function is not in use, it is recommended
that it be connected to VCC to avoid any possibility of false
triggering.
Figure 3 is a nomograph for easy determination of R, C
values for various time delays.
NOTE: In monostable operation, the trigger should be driv-
en high before the end of timing cycle.
TL/H/7851–7
FIGURE 3. Time Delay
ASTABLE OPERATION
If the circuit is connected as shown inFigure 4 (pins 2 and 6
connected) it will trigger itself and free run as a multivibrator.
The external capacitor charges through RA a RB and dis-
charges through RB. Thus the duty cycle may be precisely
set by the ratio of these two resistors.
TL/H/7851–8
FIGURE 4. Astable
In this mode of operation, the capacitor charges and dis-
charges between 1/3 VCC and 2/3 VCC. As in the triggered
mode, the charge and discharge times, and therefore the
frequency are independent of the supply voltage.
5
Applications Information (Continued)
Figure 5 shows the waveforms generated in this mode of
operation.
TL/H/7851–9
VCC e 5V Top Trace: Output 5V/Div.
TIME e 20 ms/DIV. Bottom Trace: Capacitor Voltage 1V/Div.
RA e 3.9 kX
RB e 3 kX
C e 0.01 mF
FIGURE 5. Astable Waveforms
The charge time (output high) is given by:
t1 e 0.693 (RA a RB) C
And the discharge time (output low) by:
t2 e 0.693 (RB) C
Thus the total period is:
T e t1 a t2 e 0.693 (RA a2RB) C






(RA a 2 RB) C





The duty cycle is:
TL/H/7851–10
FIGURE 6. Free Running Frequency
FREQUENCY DIVIDER
The monostable circuit of Figure 1 can be used as a fre-
quency divider by adjusting the length of the timing cycle.
Figure 7 shows the waveforms generated in a divide by
three circuit.
TL/H/7851–11
VCC e 5V Top Trace: Input 4V/Div.
TIME e 20 ms/DIV. Middle Trace: Output 2V/Div.
RA e 9.1 kX Bottom Trace: Capacitor 2V/Div.
C e 0.01 mF
FIGURE 7. Frequency Divider
PULSE WIDTH MODULATOR
When the timer is connected in the monostable mode and
triggered with a continuous pulse train, the output pulse
width can be modulated by a signal applied to pin 5. Figure
8 shows the circuit, and in Figure 9 are some waveform
examples.
TL/H/7851–12
FIGURE 8. Pulse Width Modulator
TL/H/7851–13
VCC e 5V Top Trace: Modulation 1V/Div.
TIME e 0.2 ms/DIV. Bottom Trace: Output Voltage 2V/Div.
RA e 9.1 kX
C e 0.01 mF
FIGURE 9. Pulse Width Modulator
PULSE POSITION MODULATOR
This application uses the timer connected for astable opera-
tion, as in Figure 10, with a modulating signal again applied
to the control voltage terminal. The pulse position varies
with the modulating signal, since the threshold voltage and
hence the time delay is varied. Figure 11 shows the wave-




FIGURE 10. Pulse Position Modulator
TL/H/7851–15
VCC e 5V Top Trace: Modulation Input 1V/Div.
TIME e 0.1 ms/DIV. Bottom Trace: Output 2V/Div.
RA e 3.9 kX
RB e 3 kX
C e 0.01 mF
FIGURE 11. Pulse Position Modulator
LINEAR RAMP
When the pullup resistor, RA, in the monostable circuit is
replaced by a constant current source, a linear ramp is gen-




Figure 13 shows waveforms generated by the linear ramp.
The time interval is given by:
T e
2/3 VCC RE (R1 a R2) C
R1 VCC b VBE (R1 a R2)
VBE j 0.6V
TL/H/7851–17
VCC e 5V Top Trace: Input 3V/Div.
TIME e 20 ms/DIV. Middle Trace: Output 5V/Div.
R1 e 47 kX Bottom Trace: Capacitor Voltage 1V/Div.
R2 e 100 kX
RE e 2.7 kX
C e 0.01 mF
FIGURE 13. Linear Ramp
50% DUTY CYCLE OSCILLATOR
For a 50% duty cycle, the resistors RA and RB may be
connected as in Figure 14. The time period for the out-
7
Applications Information (Continued)
put high is the same as previous, t1 e 0.693 RA C. For the
output low it is t2 eÐ (RA RB)/(RA a RB) ( C fin ÐRB b 2RA2RB b RA (




FIGURE 14. 50% Duty Cycle Oscillator
Note that this circuit will not oscillate if RB is greater than
1/2 RA because the junction of RA and RB cannot bring pin
2 down to 1/3 VCC and trigger the lower comparator.
ADDITIONAL INFORMATION
Adequate power supply bypassing is necessary to protect
associated circuitry. Minimum recommended is 0.1 mF in
parallel with 1 mF electrolytic.
Lower comparator storage time can be as long as 10 ms
when pin 2 is driven fully to ground for triggering. This limits
the monostable pulse width to 10 ms minimum.
Delay time reset to output is 0.47 ms typical. Minimum reset
pulse width must be 0.3 ms, typical.
Pin 7 current switches within 30 ns of the output (pin 3)
voltage.
Physical Dimensions inches (millimeters)
Metal Can Package (H)
Order Number LM555H or LM555CH
NS Package Number H08C
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Physical Dimensions inches (millimeters) (Continued)
Ceramic Dual-In-Line Package (J)
Order Number LM555J or LM555CJ
NS Package Number J08A
Small Outline Package (M)
Order Number LM555CM


















Physical Dimensions inches (millimeters) (Continued)
Molded Dual-In-Line Package (N)
Order Number LM555CN
NS Package Number N08E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
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National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
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Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs. The informa-
tion on the D input is accepted by the flip-flops on the posi-
tive going edge of the clock pulse. The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock. The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate military/aerospace device (54LS74) is avail-





Order Number 54LS74DMQB, 54LS74FMQB, 54LS74LMQB,
DM54LS74AJ, DM54LS74AW, DM74LS74AM or DM74LS74AN
See NS Package Number E20A, J14A, M14A, N14A or W14B
Function Table
Inputs Outputs
PR CLR CLK D Q Q
L H X X H L
H L X X L H
L L X X H* H*
H H u H H L
H H u L L H
H H L X Q0 Q0
H e High Logic Level
X e Either Low or High Logic Level
L e Low Logic Level
u e Positive-going Transition
* e This configuration is nonstable; that is, it will not persist when either the preset
and/or clear inputs return to their inactive (high) level.
Q0 e The output logic level of Q before the indicated input conditions were established.
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
fCLK Clock Frequency (Note 2) 0 25 0 25 MHz
fCLK Clock Frequency (Note 3) 0 20 0 20 MHz
tW Pulse Width Clock High 18 18
(Note 2)
Preset Low 15 15 ns
Clear Low 15 15
tW Pulse Width Clock High 25 25
(Note 3)
Preset Low 20 20 ns
Clear Low 20 20
tSU Setup Time (Notes 1 and 2) 20u 20u ns
tSU Setup Time (Notes 1 and 3) 25u 25u ns
tH Hold Time (Note 1 and 4) 0u 0u ns
TA Free Air Operating Temperature b55 125 0 70 §C
Note 1: The symbol (u) indicates the rising edge of the clock pulse is used for reference.
Note 2: CL e 15 pF, RL e 2 kX, TA e 25§C, and VCC e 5V.
Note 3: CL e 50 pF, RL e 2 kX, TA e 25§C, and VCC e 5V.
Note 4: TA e 25§C and VCC e 5V.
2
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max DM54 2.5 3.4 V
Voltage VIL e Max, VIH e Min DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max DM54 0.25 0.4
Voltage VIL e Max, VIH e Min DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @Max VCC e Max Data 0.1




IIH High Level Input VCC e Max Data 20




IIL Low Level Input VCC e Max Data b0.4




IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2)
DM74 b20 b100
ICC Supply Current VCC e Max (Note 3) 4 8 mA
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where
shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where VO e 2.25V and 2.125V for DM54 and
DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test
equipment.
Note 3: With all outputs open, ICC is measured with CLOCK grounded after setting the Q and Q outputs high in turn.
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
From (Input)
RL e 2 kX
Symbol Parameter To (Output) CL e 15 pF CL e 50 pF Units
Min Max Min Max
fMAX Maximum Clock Frequency 25 20 MHz
tPLH Propagation Delay Time Clock to 25 35 ns
Low to High Level Output Q or Q
tPHL Propagation Delay Time Clock to 30 35 ns
High to Low Level Output Q or Q
tPLH Propagation Delay Time Preset 25 35 ns
Low to High Level Output to Q
tPHL Propagation Delay Time Preset 30 35 ns
High to Low Level Output to Q
tPLH Propagation Delay Time Clear 25 35 ns
Low to High Level Output to Q
tPHL Propagation Delay Time Clear 30 35 ns
High to Low Level Output to Q
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS74LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS74DMQB or DM54LS74AJ
NS Package Number J14A
4
Physical Dimensions inches (millimeters) (Continued)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS74AM
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS74AN























































































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS74FMQB or DM54LS74AW
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
Ordering Information: Amplifier Units, Connectors and Accessories
■ Amplifier Units
Amplifier Units with Cables
Amplifier Units with Connectors
■ Amplifier Unit Connectors (Order Separately)
Note Stickers for Connectors are included as accessories.






● LED display for incident level.
● Long sensing distance (200 mm with reflective mod-
els) - double that of standard E3X-NA models.
● High resolution - 7 times that of previous models 
(e.g., E3X-NA11).
● “Easy wiring” connector.
● Same design as E3X-DA-N Digital Fiber Amplifier.
Item Appearance Control output
Model
NPN output PNP output










Item Appearance Applicable Connector (order separately) Control output
Model
NPN output PNP output








Item Appearance Cable length No. of conductors Model
Master Connector 2 m 3 E3X-CN11




■ Combining Amplifier Units and Connectors
Refer to the following tables when placing an order. Basically, Amplifier Units and Connectors are sold separately.
■ Sensor I/O Connectors (Order Separately) 
■ Accessories (Order Separately)
Mounting Brackets
End Plate
Size Cable specifications Appearance Cable type Model
M8 Standard cable Straight connector 2 m Four-core cable XS3F-M421-402-A
5 m XS3F-M421-405-A




Standard models E3X-NA6 E3X-NA8 +
Applicable Connectors (Order Separately)
Master Connector Slave Connector
E3X-CN11 (3-wire) E3X-CN12 (1-wire)
Amplifier Units (5 Units) + 1 Master Connector + 4 Slave Connectors
When Using 5 Amplifier Units













Note When there are 8 or more Units mounted side-by-side, the response time will be 350 s max.
■ Amplifier Unit Connectors
Item















NPN output E3X-NA11 E3X-NA11F E3X-NAG11 E3X-NA11V E3X-NA6 E3X-NA14V
PNP output E3X-NA41 E3X-NA41F E3X-NAG41 E3X-NA41V E3X-NA8 E3X-NA44V
Light source (wavelength) Red LED (680 nm) Green LED 
(520 nm)
Red LED (680 nm)
Supply voltage 12 to 24 VDC ±10%, ripple (p-p): 10% max.




Control output NPN/PNP (depends on model) open collector; load current: 50 mA max.; residual voltage: 1 V max.; Light ON/Dark ON mode 
selector
Response time 200 s max. for operation 






200 s max. for operation and reset respectively (See note.)
Sensitivity adjustment 8-turn sensitivity adjuster (with indicator)







Reverse polarity, output short-circuit, mutual interference prevention (optically 
synchronized)
Timer function OFF-delay timer: 40 ms (fixed)
Ambient illumination
(receiver side)
Incandescent lamp:10,000 lux max.
Sunlight: 20,000 lux max.
Ambient temperature Operating: Groups of 1 to 3 Amplifiers: 25C to 55C
Groups of 4 to11 Amplifiers: 25C to 50C
Groups of 12 to16 Amplifiers: 25C to 45C (with no icing or condensation)
Storage: 30C to 70C (with no icing or condensation)
Ambient humidity Operating and storage: 35% to 85% (with no condensation)
Insulation resistance 20 M min. (at 500 VDC)




10 to 55 Hz with a 1.5-mm double amplitude for 2 hrs each in X, Y and Z directions
Shock resistance (destruction) 500 m/s2, for 3 times each in X, Y and Z directions






IEC60529 IP66 (with 
Protective Cover at-
tached)
Connection method Pre-wired (standard cable length: 2 m) Connector M8 connector
Weight (packed state) Approx. 100 g Approx. 110 g Approx. 55 g Approx. 65 g
Material Case Polybutylene terephthalate (PBT)





Rated current 2.5 A
Rated voltage 50 V
Contact resistance 20 m max. (20 mVDC max., 100 mA max.)
(The above figure is for connection to the Amplifier Unit and the adjacent Connector. It does not include the con-
ductor resistance of the cable.)
Number of insertions 
(destruction)
50 times (for connection to the Amplifier Unit and the adjacent Connector)
Material Housing Polybutylene terephthalate (PBT)
Contact Phosphor bronze/gold-plated nickel




Ordering Information: Fiber Units
■ Through-beam Fiber Units
Refer to the end of the following table for notes and precautions.







(Values in parentheses: when 




























2-mm dia.; small 
diameter












































M3; for detecting 
minute sensing 
objects









































































2-mm dia.; for 
detecting minute 
sensing objects






2-mm dia.; small 
diameter





1.2-mm dia.; with 
sleeve






0.9-mm dia.; with 
sleeve











ing on moving 
sections (R4)































































(Values in parentheses: when 











































































ating ambient temperature: 
30C to 70C)


















Teflon *1; withstands 











Resists 200C; flexible 
(R10); fiber sheath materi-
al: Teflon *1 (operating am-
bient temperature: 40C 
to 200C)









ature: 40C to 150C)





Resists 300C *3, with spi-
ral tube; high mechanical 
strength; fiber sheath ma-
terial: stainless steel (oper-
ating ambient temperature: 
40C to 300C)






sists 150C *2; 
suitable for de-
tecting minute sensing ob-









Resists 200C *3; 
L-shaped; fiber sheath ma-
terial: stainless steel







Suitable for film 
sheet detection; 
no optical axis 
adjustment required; easy 
to mount
















able for detecting 
wafers










(Values in parentheses: when 




















































*1 Teflon is a registered trademark of the Dupont Company and the Mitsui Dupont Chemical Company for their fluoride resin.
*2 For continuous operation, use the products within a temperature range of 40C to 130C.
*3 Indicates the heat-resistant temperature at the fiber tip.
*4 These figures are for a sensing distance of 100 mm. (Diameters of sensing objects are ones at a stationary state.)
Note: 1. The size of standard sensing object is the same as the fiber core diameter (lens diameter for models with lens).
2. The values of the minimum sensing object for E3X-NA@ (V) and E3X-NAG@ through-beam models indicate those obtained where the
sensing distance and sensitivity are set to optimum values.
3. The value of the minimum sensing object for E3X-NA@F through-beam models indicates that obtained at the rated sensing distance










Detects in a 
30-mm area




E3X-NA@F (4.0-mm dia.) 
*4
Detects in a 
30-mm area
E3X-NA@ (V) (0.5-mm dia.) 
*4
1 mm




tions with limited 
spatial depth








tions with limited 
spatial depth
E3X-NA@ (V) (0.3-mm dia.) 
*4
1 mm
E3X-NA@F (2.0-mm dia.) 
*4
Suitable for de-
tecting over a 
10-mm area; long 
distance








ing objects in a 
wide area; degree of pro-
tection: IEC 60529 IP50








ing objects in a 
wide area; degree of pro-
tection: IEC60529 IP50
E3X-NA@ (V) (0.3-mm dia.) 
*4
1 mm








(Values in parentheses: when 












































■ Fiber Units with Reflective Sensors
Refer to the end of the following table for notes and precautions.






Sensing distance (mm) *1
Standard object 
















































































































































































Ideal for mounting on 
moving sections (R4)



























Sensing distance (mm) *1
Standard object 




















































Coaxial M6 coaxial; 
high-precision 
positioning




















possible to mount small-
spot lens (E39-F3A-5/
F3B/F3C)








ble to mount small–spot 
lens (E39-F3A-5/F3B/F3C)





2-mm dia. coaxial; high-
precision positioning; 
possible to mount small-
spot (0.1 to 0.6 dia.) lens 
(E39-F3A)








positioning; possible to 
mount small-spot (0.5 to 1 
dia.) lens (E39-F3A)








6-mm dia.; long 
distance











2-mm dia.; small 
diameter space-
saving







2-mm dia.; small 
diameter space-
saving


























Sensing distance (mm) *1
Standard object 


























































*1 Sensing distance indicates values for white paper.
*2 For continuous operation, use the products within a temperature range of 40C to 130C.
*3 Teflon is a registered trademark of the Dupont Company and the Mitsui Dupont Chemical Company for their fluoride resin.
*4 Indicates the heat-resistant temperature at the fiber tip.















Resists 300C *4; fiber 
sheath material: stainless 
steel (operating ambient 
temperature:
40C to 300C)





Resists 400C *4; fiber 
sheath material: stainless 
steel (operating ambient 
temperature: 
40C to 400C)



















E3X-NA@ (V) 35-mm dia. 
(0.3-mm dia.)
10 mm






25C to 55C); degree of 
protection: IEC 60529 
IP66
E3X-NA@ (V) 35-mm dia. 
(0.6-mm dia.)
25 mm












ences in height; 
(operating ambient tem-
perature: 
40C to 105C); degree 
of protection: IEC 60529 
IP50











ences in height; 
degree of protection: 
IEC 60529 IP50












Fluid contact type: un-
bendable section 
L=150 mm, 350 mm (two 
types)













Sensing distance (mm) *1
Standard object 


























































Connectors (Sensor I/O Connectors)
Note Pin 2 is not used.





































































M8 Connector Pin Arrangement


















































M8 Connector Pin Arrangement






























Classification Color of cable conductors
Connection 
pin number Application
DC Brown 1 Power supply 
(+V)
White 2 ---








At max. sensitivity. (Use for optical axis adjustment at installation.)
Operating Range
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Number of Turns of Sensitivity Adjuster vs. Sensing Distance









































































Read the following before using the Amplifier Unit and Sensor to ensure safety.
Power Supply Voltage
Do not impose any voltage exceeding the rated voltage on the E3X-
NA. Do not impose AC power (100 VAC) on models that operate with 
DC. In both cases, the E3X-NA may rupture or burn.
Load Short-circuits
Do not short-circuit the load connected to the E3X-NA, otherwise the 
E3X-NA may rupture or burn.
Polarity
When supplying power to the E3X-NA, make sure that the polarity of 
the power is correct, otherwise the E3X-NA may rupture or burn.
No-load Operation
A load must be connected to the E3X-NA during operation, otherwise 
internal elements may rupture or burn. Always wire through a load.
Operating Environment
• Do not use the Amplifier Unit or Sensor in places with flammable or
explosive gas.
• Do not use the Amplifier Unit or Sensor underwater.





The Sensor is ready to operate within 100 ms after the power supply 
is turned ON. If the Sensor and load are connected to power supplies 
separately, be sure to turn ON the power supply to the Sensor first.
Turning Power OFF
Pulses may be output when the power is turned OFF. Always turn 
OFF the power to the load or the load line first.
Power Supply Type
A full or half-wave rectifying power supply without a smoothing circuit 
cannot be used.
Communications Hole
The hole on the side of the Amplifier Unit is a communications hole 
for preventing mutual interference when Amplifier Units are mounted 
side-by-side. The E3X-MC11 Mobile Console (sold separately) can-
not be used.
If an excessive amount of light is received via the Sensor, the mutual 
interference prevention function may not work. In this case, make the 
appropriate adjustments using the sensitivity adjuster.
The mutual interference prevention function will not operate when the 
E3X-NA is used side-by-side with E3X-DA-N models.
Wiring
Cable
The cable can be extended, provided that the extension wire applied 
is at least 0.3 mm2 thick and the total distance no more than 100 m.
Do not pull the cable with a force exceeding 30N.
Separation from Power or High-tension Lines
Do not wire power lines or high-tension lines alongside the lines of 
the Amplifier Unit in the same conduit, otherwise the Amplifier Unit 
may be damaged or malfunction due to induction. Be sure to wire the 
lines of the Amplifier Unit separated as far as possible from power 
lines or high-tension lines or laid in an exclusive, shielded conduit.
Power Supply
If a standard switching regulator is used as a power supply, the frame 
ground (FG) terminal and the ground (G) terminal must be grounded, 
otherwise faulty operation may result from the switching noise of the 
power supply.
M8 Metal Connectors (Water-resistant Models)
Turn OFF the power before inserting or removing the connector.
Hold the connector cover when inserting or removing the connector.
Tighten the fixing screws by hand. Using tools such as pliers may 
cause damage.
The applicable tightening torque range is 0.3 to 0.4 N·m. If tightening 
is insufficient, the enclosure rating may not be maintained, and vibra-
tions may cause the connector to come loose.
Lock Button Incident level indicators
Operation Indicator
Operation Mode Selector
Use to switch between  




ON: Timer function is ON.








1. Mount the Amplifier Units one at a time onto the DIN track.
2. Slide the Amplifier Units together, line up the clips, and press 
the Amplifier Units together until they click into place.
Separating Amplifier Units
Slide Amplifier Units away from each other, and remove from the DIN 
track one at a time. (Do not attempt to remove Amplifier Units from 
the DIN track without separating them first.)
Note: 1. The specifications for ambient temperature will vary ac-
cording to the number of Amplifier Units used together. For
details, refer to Ratings/Characteristics.
2. Always turn OFF the power supply before joining or sepa-
rating Amplifier Units.
Mounting
1. Mount the front part on the mounting bracket (ordered sepa-
rately) or a DIN track.
2. Press the back part onto the mounting bracket or the DIN track.
Note Do not mount the back of the Amplifier Unit onto the mounting
bracket or the DIN track first, otherwise the mounting strength
of the Amplifier Unit may be reduced. Always mount the front
of the Amplifier Unit first.
Dismounting
By pressing the Amplifier Unit in direction (3) and lifting the fiber 
insertion part in direction (4) as shown in the following diagram, the 
Amplifier Unit can be dismounted with ease.
When side-mounting using a mounting bracket, secure the mounting 
bracket to the Amplifier Unit and then mount using M3 screws. Use 
plain washers of diameter 6 mm or less when mounting.
Adjustment
Indicators
In addition to an operation indicator (orange), the E3X-NA also has 
incident level indicators (4 green and 1 red). Use these indicators for 
optical axis adjustments and maintenance.
Note The rightmost indicator will be lit even if the incident level is 0.
Operating Environment
Ambient Conditions
If dust or dirt adhere to the hole for optical communications, it may 
prevent normal communications. Be sure to remove any dust or dirt 
before using the Units.
Miscellaneous
Ratings and Specifications
The ratings and performance specifications for items such as the 
minimum sensing object and characteristics are based on products 
taken at random from certain production lots. Use this data as refer-
ence only.
Protective Cover
Be sure to mount the Protective Cover before use.
Clip

















80% max. of op-
erating level
Not lit
Approx. 80% to 
90% of operat-
ing level
Not lit or lit













Operation indicator Incident level indicators







The tightening force applied to the Fiber Unit should be as follows:
Use a proper-sized wrench.
Fiber Connection and Disconnection
The E3X Amplifier Unit has a lock button. Connect or disconnect the 
fibers to or from the E3X Amplifier Unit using the following proce-
dures:
1. Connection
Open the protective cover, insert the fibers according to the 
fiber insertion marks on the side of the Amplifier Unit, and 
lower the lock button.
2. Disconnection
Remove the protective cover and raise the lock button to pull 
out the fiber.
Note To maintain the fiber properties, confirm that the lock is re-
leased before removing the fiber.
3. Precautions for Fiber Connection/Disconnection
Be sure to lock or unlock the lock button within an ambient tempera-
ture range between 10C and 40C.
Cutting Fiber
Insert a fiber into the Fiber Cutter and determine the length of the 
fiber to be cut.
Press down the Fiber Cutter in a single stroke to cut the fiber.
The cutting holes cannot be used twice. If the same hole is used 
twice, the cutting face of the fiber will be rough and the sensing dis-
tance will be reduced. Always use an unused hole.
Cut a thin fiber as follows:
1. An attachment is temporarily fitted to a thin fiber before ship-
ment.
2. Secure the attachment after adjusting the position of it in the 
direction indicated by the arrow.
3. Insert the fiber to be cut into the E39-F4.
4. Finished state (proper cutting state)
Note Insert the fiber in the direction indicated by the arrow.
Fiber Units Clamping torque
M3/M4 screw 0.78 N·m max.
M6 screw/
6-mm dia. cylinder 0.98 N·m max.
1.5-mm dia. cylinder 0.2 N·m max.
2-mm dia./3-mm dia. 
cylinder 0.29 N·m max.
E32-T12F 5-mm dia. 
Teflon model
0.78 N·m max.
E32-D12F 6-mm dia. 
Teflon model
E32-T16 0.49 N·m max.
E32-R21 0.59 N·m max.
E32-M21 Up to 5 mm to the tip: 0.49 N·m max.More than 5 mm from the tip: 0.78 N·m max.










E32-T16WR 0.3 N·m max.
Retaining screw
(flat head or sunken head)
(M3 max.) 














Thin fiber attachment (E39-F9)














Do not pull or press the Fiber Units. The Fiber Units have a withstand 
force of 9.8 N or 29.4 N maximum (pay utmost attention because the 
fibers are thin).
Do not bend the Fiber Unit beyond the permissible bending radius 
given under Specifications: Amplifier Units on page 3.
Do not bend the edge of the Fiber Units (excluding the E32-T@R and 
E32-D@R).
Do not apply excess force on the Fiber Units.
The Fiber Head could be broken by excessive vibration. To prevent 
this, the following is effective:
Bending Radius
E39-F11 Sleeve Bender
The bending radius of the stainless steel tube should be as large as 
possible. The smaller the bending radius becomes, the shorter the 
sensing distance will be.
Insert the tip of the stainless steel tube to the Sleeve Bender and 
bend the stainless steel tube slowly along the curve of the Sleeve 
Bender (refer to the figure).
■ Amplifier Units with Connectors
Mounting
Mounting Connectors
1. Insert the Master or Slave Connector into the Amplifier Unit 
until it clicks into place.
2. Join Amplifier Units together as required after all the Master 
and Slave Connectors have been inserted.
3. Attach the stickers (provided as accessories) to the sides of 
Master and Slave Connectors that are not connected to other 
Connectors.
Note Attach the stickers to the sides with grooves.
Removing Connectors
1. Slide the slave Amplifier Unit for which the Connector is to be 
removed away from the rest of the group.
2. After the Amplifier Unit has been separated, press down on the 
lever on the Connector and remove it. (Do not attempt to 
remove Connectors without separating them from other Ampli-
fier Units first.)
Mounting End Plate (PFP-M)
Depending on how it is mounted, an Amplifier Unit may move during 
operation. In this case, use an End Plate.
Before mounting an End Plate, remove the clip from the master 









A one-turn loop can 
absorb vibrations.
Tape
Fiber tip position mark
Do not bend here.






R 5 mm 
Stainless 











The clip can also be removed using the following mechanism, which 
is incorporated in the construction of the section underneath the clip.
1. Insert the clip to be removed into the slit underneath the clip on 
another Amplifier Unit.
2. Remove the clip by rotating the Amplifier Unit.
Pull Strengths for Connectors (Including Cables)
E3X-CN11: 30 N max.
E3X-CN12: 12 N max.
■ Reflector
Use of E39-R3 Reflector
Use detergent, etc., to remove any dust or oil from the surfaces 
where tape is applied. Adhesive tape will not be attached properly if 
oil or dust remains on the surface.
The E39-R3 cannot be used in places where it is exposed to oil or 
chemicals. 
E39-F32@ Protective Spiral Tubes
Insert a fiber to the Protective Spiral Tube from the head connector 
side (screwed) of the tube.
Push the fiber into the Protective Spiral Tube. The tube should be 
straight so that the fiber is not twisted when inserted. Then turn the 
end cap of the spiral tube.
Secure the Protective Spiral Tube on a suitable place with the 
attached nut.
Use the attached saddle to secure the end cap of the Protective Spi-
ral Tube. To secure the Protective Spiral Tube at a position other than 
the end cap, apply tape to the tube so that the portion becomes 
thicker in diameter.
E39-F10 Fiber Connector
Mount the Fiber Connector as shown in the following illustrations.
The Fiber Units should be as close as possible when they are con-
nected.
Sensing distance will be reduced by approximately 25% when fibers 
are connected.



























Note All units are in millimeters unless otherwise indicated.
■ Amplifier Units
Amplifier Units with Cables (with Mounting Bracket Attached)
Note: 1. The mounting bracket can also be used on side A.
2. With these models, a 4-dia., 3-conductor, vinyl-insulated
round cable (conductor cross-sectional area: 0.2 mm2; in-
sulation diameter: 1.1 mm) is used. 
Standard length: 2 m.
3. The hole for optical communications is for preventing mu-
tual interference. There is no hole for E3X-NA@F models.
Amplifier Units with Cables, Water-resistant Models (with Mounting Bracket Attached)
Note: 1. The mounting bracket can also be used on side A. 2. With these models, a 4-dia., 3-conductor, vinyl-insulated
round cable (conductor cross-sectional area: 0.2 mm2; in-
sulation diameter: 1.1 mm) is used. 























A (See note 1.)





Hole for optical communications (See note 3.)

































A (See note 1.)














Amplifier Units with Connectors






















Hole for optical communications 




























































The mounting bracket can also be used on this side.













■ Amplifier Unit Connectors
■ Sensor I/O Connectors
Straight Connector (at One End of Cable)
XS3F-M421-402-A (L=2 m)
XS3F-M421-405-A (L=5 m)





















2,000 +50                  0
Slave Connectors
E3X-CN12












2,000 +50                  0


































■ Accessories (Order Separately)
Mounting Bracket for E3X-NA@, E3X-NA@F, and E3X-NAG@ Models





































































In the interest of product improvement, specifications are subject to change without notice.
ALL DIMENSIONS SHOWN ARE IN MILLIMETERS.













You don’t need a manual anymore.
Super Manual Fiber Amplifiers
The E3X-NA Series
2
We were highly praised for the simplicity of the E3X-A/F Fiber Amplifiers when 
they were released in the ’90’s. Now, at the beginning of 21st century, we present 
the E3X-NA Series of Super Manual Fiber Amplifiers. Based on the concept that 
anyone should be able to use the amplifiers without an instruction manual, we 
pursued the bare essentials required of manual fiber amplifiers. Removing all 
unnecessary functions, we achieved simplicity in an amplifier that could be used 
immediately by anyone. The Millennium Sensor.
The E3X-NA debut!
Following on from our best-seller 
E3X-A/F Amplifiers, OMRON now 









Instinctive LED Bar Displays of Light Levels
The vertical movement of the LED light 
level and operation display shows 
the light level at a glance.
Previous Manual Amplifier: 
Stability and Light Reception 
Indicators
This method makes the light level far less 
obvious.
Operation indicator
Approx. 20% or higher
Approx. 10% or higher
Unstable band
Approx. -10% or lower
Approx. -20% or lower
The Same "Save-wiring" Connector as the E3X-DA-N







Reduced Wiring and 




No relay connectors required.






















Power supplied from 
master amplifier through 
master connector to 
slave amplifiers.
7 lines
























Power and output lines 
required for each amplifier.
15 lines
















The above characteristics are ensured with the E32-D11L Reflective Sensor (long-distance model).
The E3X-NA Series does not have a long-distance model.
Sensing distance
Approximately Seven Times the Detection Accuracy
Applied Fiber: E32-T16P (screen fiber) set at 100 mm.
E3X-A11 (previous model) E3X-NA7 t
imes 
Minimum detection object: 2.0 mm dia. 0.3 mm dia.
Optical Communications to Prevent Mutual Interference for Up to 5 Amplifiers
Optical communications
Up to 5 Amplifiers
Dimensions and Designs Inherited from the E3X-DA-N Digital Fiber Amplifier
E3X-DA-N 
Digital Fiber Amplifier




8-turn adjustment knob 
for precise adjustment (with indicator)
Easy-to-see indicator
Same shape 
as the E3X-DA-N 
Digital Fiber Amplifier
10 mm
Same 10-mm width 
as the E3X-DA-N 





Select the E3X-NA Series of Super Manual Fiber Amplifiers for the Ultimate in Simplicity.
Standard Models
(Representative model: E3X-NA11)










































A New Series Addition: 
Twin Output Models with 
Two Threshold Settings








Sensing Devices and Components Division H.Q.
Shiokoji Horikawa, Shimogyo-ku, Kyoto, 600-8530 Japan
Tel: (81)75-344-7068/Fax: (81)75-344-7107
OMRON EUROPE B.V.
Sensor Business Unit, Carl-Benz-Str. 4, D-71154 Nufringen, Germany
Tel: (49)7032-811-0/Fax: (49)7032-811-199
OMRON ELECTRONICS LLC
1 East Commerce Drive, Schaumburg, IL 60173 U.S.A.
Tel: (1)847-843-7900/Fax: (1)847-843-8568
OMRON ASIA PACIFIC PTE. LTD.
83 Clemenceau Avenue, 
#11-01, UE Square, 239920 Singapore 
Tel: (65)835-3011/Fax: (65)835-2711
OMRON  CHINA CO., LTD.
BEIJING OFFICE
Room 1028, Office Building, Beijing Capital Times Square,
No. 88 West Chang’an Road, Beijing, 100031 China
Tel: (86)10-8391-3005/Fax: (86)10-8391-3688
The E3X-NA Series - a new lineup of Fiber Amplifiers that 









NPN output PNP output
Standard models ON/OFF output E3X-NA11
Amplifier Unit Connectors 
(Order Separately)
Item Appearance Cable length No. of conductors Model
Master 
Connector






1 Master Connector + 4 Slave Connectors
Combining Amplifier Units and Connectors
When ordering Connector-type Amplifier Units, refer to the following tables. Basically, Amplifier Units and Connectors are sold separately.
Type NPN PNP
Standard models E3X-NA6 E3X-NA8
Applicable Connectors (Order Separately)
Master Connector Slave Connector
E3X-CN11 (3-wire) E3X-CN21 (1-wire)
When Using 5 Amplifier Units
Amplifier Units (5 Units)














NPN output PNP output
Standard models ON/OFF output
Control output








XS3F-M421-40    -A

























Photoelectric Sensor with Built-in Amplifier E3Z
Photoelectric Sensor with built-in amplifier is
applicable to a wide variety of lines and ensures a
longer sensing distance than any other model.
User-friendly Sensor takes all installation and
on-site conditions into consideration.
Eliminates the influence of installation and on-site
conditions, thus increasing the reliability of the line.
OMRON has been making efforts towards
environmental protection by adopting user and
environment-friendly measures.
Greatly saves energy and resources. The
economy-oriented age has evolved into the
ecology-oriented age.
Meets a variety of international standards, thus
allowing use in any country.
Ordering Information
 List of Models
 Red light  Infrared light
Sensing method Appearance Connection method Sensing distance Modele od o e od s a ce
NPN output PNP output














(see note 2) E3Z-R66 E3Z-R86
Diffuse-reflective Pre-wired (see note 3)
5 to 100 mm
E3Z-D61 E3Z-D81
Connector
    
(wide view) E3Z-D66 E3Z-D86






Note: 1. The Reflector is sold separately. Select the Reflector model most suited to the application.
2. The sensing distance specified is possible when the E39-R1S used. Figure in parentheses indicate the minimum required distance
between the Sensor and Reflector.
3. Models provided with a 0.5-m cable are available. When ordering, specify the cable length by adding the code “0.5M” to the model














 Accessories (Order Separately)
Slit for Through-beam Models




Model Quantity required Remarks
0.5 mm dia. 50 mm 0.5 mm dia. E39-S65A One each for the
itt d i
These Slits are
il bl f th1 mm dia. 200 mm 1 mm dia. E39-S65B em er an  rece ver. ava a e or e
E3Z-T  
2 mm dia. 800 mm 2 mm dia. E39-S65C
.
0.5 10 mm 1 m 0.7 mm dia. E39-S65D
1 10 mm 2.2 m 1.2 mm dia. E39-S65E
2 10 mm 5 m 2.4 mm dia. E39-S65F
Reflectors for Retroreflective Models
Name Sensing  distance (typical) Model Remarks
Reflector 3 m (100 mm) E39-R1 Retroreflective models are not
id d ith R fl t4 m (100 mm) E39-R1S prov e  w  e ec ors.
5 m (100 mm) (see note 2) E39-R2 The MSR function is available.
Miniature Reflector 1.5 m (50 mm) (see note 2) E39-R3
Tape Reflector 700 mm (150 mm) (see note 2) E39-RS1
1.1 m (150 mm) (see note 2) E39-RS2
1.4 m (150 mm) (see note 2) E39-RS3
Note: 1. Figure in parentheses indicates the minimum required distance between the Sensor and Reflector.
2. The actual sensing distance may be reduced to approximately 70% of the typical sensing distance when using a Reflector other







E39-L93 For Sensor adjustment use.
Mounted to the aluminum
frame rails of conveyors
and adjustable with ease.
E39-L98 Vertical protective cover
bracket
Note: If a through-beam model is used, order two Mounting Brackets for the emitter and receiver respectively.
Sensor I/O Connectors
Cable Appearance Cable type Model
Standard Straight 2 m Four-wire type XS3F-M421-402-A
5 m XS3F-M421-405-A






Item Sensing  method Through-beam Retroreflective with MSR
function
Diffuse-reflective
NPN output E3Z-T61/T66 E3Z-R61/R66 E3Z-D61/D66 E3Z-D62/D67
PNP output
(see note 3)
E3Z-T81/T86 E3Z-R81/R86 E3Z-D81/D86 E3Z-D82/D87
Sensing distance 15 m 4 m (100 mm)*
(when using E39-R1S)








Standard sensing object Opaque: 12-mm dia.
min.
Opaque: 75-mm dia. min. ---
Hysteresis --- 20% max. of setting distance
Directional angle Both emitter and
receiver: 3 to 15°
2 to 10° ---
Light source (wave length) Infrared LED (860 nm) Red LED (680 nm) Infrared LED (860 nm)
Power supply voltage 12 to 24 VDC ±10% including 10% (p-p) max. ripple
Current consumption Emitter: 15 mA
Receiver: 20 mA
30 mA max.
Control output Load power supply voltage: 26.4 V max.
Load current: 100 mA max. (Residual voltage: 1 V max.)
Open collector output (NPN or PNP depending on model)
L-ON/D-ON selectable




Protection from reversed power supply connection, output short-circuit,
and mutual interference protection
Response time Operation or reset: 1 ms max.
Sensitivity adjustment One-turn adjuster
Ambient illumination
(receiver side)
Incandescent lamp: 3,000 x max.
Sunlight: 10,000 x max.
Ambient temperature Operating: –25°C to 55°C/Storage: –40°C to 70°C (with no icing or condensation)
Ambient humidity Operating: 35% to 85%/Storage: 35% to 95% (with no condensation)
Insulation resistance 20 MΩ min. at 500 VDC
Dielectric strength 1,000 VAC, 50/60 Hz for 1 min
Vibration resistance 10 to 55 Hz, 1.5-mm double amplitude or 300 m/s2 for 2 hours each in X, Y, and Z directions
Shock resistance Destruction: 500 m/s2 3 times each in X, Y, and Z directions
Degree of protection IP67 (IEC60529)
Connection method 500-mm-thick pre-wired cable (standard length: 2 m) with M8 connector
Indicator Operation indicator (orange)
Stability indicator (green)






Approx. 120 g Approx. 65 g
s a e Connector Approx. 30 g Approx. 20 g
Material Case PBT (polybutylene terephthalate)
Lens Methacrylate resin
Accessories Instruction manual (The Reflector or Mounting Bracket is not provided with any of the above
models.)














































Slit: 0.5 x 10








Slit: 1 x 10
















































Distance X (m) Distance X (m)
Retroreflective Models















































Sensing object: 300 x 300 mm
white paper




























Side length (one side) of
sensing object: d (mm)
Side length (one side) of




































● LOW OFFSET VOLTAGE: 50 µV max
● LOW DRIFT: 0.5µV/°C max
● LOW INPUT BIAS CURRENT: 5nA max
● HIGH CMR: 110dB min
● INPUTS PROTECTED TO ±40V
● WIDE SUPPLY RANGE: ±1.35 to ±18V
● LOW QUIESCENT CURRENT: 350µA
● 8-PIN PLASTIC DIP, SO-8
DESCRIPTION
The INA118 is a low power, general purpose instru-
mentation amplifier offering excellent accuracy. Its
versatile 3-op amp design and small size make it ideal
for a wide range of applications. Current-feedback
input circuitry provides wide bandwidth even at high
gain (70kHz at G = 100).
A single external resistor sets any gain from 1 to 10,000.
Internal input protection can withstand up to ±40V
without damage.
The INA118 is laser trimmed for very low offset voltage
(50µV), drift (0.5µV/°C) and high common-mode re-
jection (110dB at G = 1000). It operates with power
supplies as low as ±1.35V, and quiescent current is only
350µA—ideal for battery operated systems.
The INA118 is available in 8-pin plastic DIP,
and SO-8 surface-mount packages, specified for







● RTD SENSOR AMPLIFIER
● MEDICAL INSTRUMENTATION
● DATA ACQUISITION
International Airport Industrial Park  •  Mailing Address: PO Box 11400, Tucson, AZ 85734  •  Street Address: 6730 S. Tucson Bl vd., Tucson, AZ  85706  •  Tel: (520) 746-1111  •  Twx: 910-952-1111
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Initial TA = +25°C ±10 ± 50/G ±50 ± 500/G ±25 ±100/G ±125±1000/G µV
vs Temperature TA = TMIN to TMAX ±0.2 ± 2/G ±0.5 ± 20/G ±0.2 ± 5/G ±1 ± 20/G µV/°C
vs Power Supply VS = ±1.35V to ±18V ±1 ±10/G ±5 ± 100/G ✻ ±10 ±100/G µV/V
Long-Term Stability ±0.4 ±5/G ✻ µV/mo
Impedance, Differential 1010 || 1 ✻ Ω || pF
Common-Mode 1010 || 4 ✻ Ω || pF
Linear Input Voltage Range (V+) – 1 (V+) – 0.65 ✻ ✻ V
(V–) + 1.1 (V–) + 0.95 ✻ ✻ V
Safe Input Voltage ±40 ✻ V
Common-Mode Rejection VCM = ±10V, ∆RS = 1kΩ
G = 1 80 90 73 ✻ dB
G = 10 97 110 89 ✻ dB
G = 100 107 120 98 ✻ dB
G = 1000 110 125 100 ✻ dB
BIAS CURRENT ±1 ±5 ✻ ±10 nA
vs Temperature ±40 ✻ pA/°C
OFFSET CURRENT ±1 ±5 ✻ ±10 nA
vs Temperature ±40 ✻ pA/°C
NOISE VOLTAGE, RTI G = 1000, RS = 0Ω
f = 10Hz 11 ✻ nV/√Hz
f = 100Hz 10 ✻ nV/√Hz
f = 1kHz 10 ✻ nV/√Hz
fB = 0.1Hz to 10Hz 0.28 ✻ µVp-p
Noise Current
f=10Hz 2.0 ✻ pA/√Hz
f=1kHz 0.3 ✻ pA/√Hz
fB = 0.1Hz to 10Hz 80 ✻ pAp-p
GAIN
Gain Equation 1 + (50kΩ/RG) ✻ V/V
Range of Gain 1 10000 ✻ ✻ V/V
Gain Error G = 1 ±0.01 ±0.024 ✻ ±0.1 %
G = 10 ±0.02 ±0.4 ✻ ±0.5 %
G = 100 ±0.05 ±0.5 ✻ ±0.7 %
G = 1000 ±0.5 ±1 ✻ ±2 %
Gain vs Temperature G = 1 ±1 ±10 ✻ ±10 ppm/°C
50kΩ Resistance(1) ±25 ±100 ✻ ✻ ppm/°C
Nonlinearity G = 1 ±0.0003 ±0.001 ✻ ±0.002 % of FSR
G = 10 ±0.0005 ±0.002 ✻ ±0.004 % of FSR
G = 100 ±0.0005 ±0.002 ✻ ±0.004 % of FSR
G = 1000 ±0.002 ±0.01 ✻ ±0.02 % of FSR
OUTPUT
Voltage: Positive RL = 10kΩ (V+) – 1 (V+) – 0.8 ✻ ✻ V
Negative RL = 10kΩ (V–) + 0.35 (V–) + 0.2 ✻ ✻ V
Single Supply High VS = +2.7V/0V(2), RL = 10kΩ 1.8 2.0 ✻ ✻ V
Single Supply Low VS = +2.7V/0V(2), RL = 10kΩ 60 35 ✻ ✻ mV
Load Capacitance Stability 1000 ✻ pF
Short Circuit Current +5/–12 ✻ mA
FREQUENCY RESPONSE
Bandwidth, –3dB G = 1 800 ✻ kHz
G = 10 500 ✻ kHz
G = 100 70 ✻ kHz
G = 1000 7 ✻ kHz
Slew Rate VO = ±10V, G = 10 0.9 ✻ V/µs
Settling Time,    0.01% G = 1 15 ✻ µs
G = 10 15 ✻ µs
G = 100 21 ✻ µs
G = 1000 210 ✻ µs
Overload Recovery 50% Overdrive 20 ✻ µs
POWER SUPPLY
Voltage Range ±1.35 ±15 ±18 ✻ ✻ ✻ V
Current VIN = 0V ±350 ±385 ✻ ✻ µA
TEMPERATURE RANGE
Specification –40 85 ✻ ✻ °C
Operating –40 125 ✻ ✻ °C
θJA 80 ✻ °C/W
INA118PB, UB INA118P, U
PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
SPECIFICATIONS
ELECTRICAL
At TA = +25°C, VS = ±15V, RL = 10kΩ unless otherwise noted.
✻ Specification same as INA118PB, UB.
NOTE: (1) Temperature coefficient of the “50kΩ” term in the gain equation. (2) Common-mode input voltage range is limited. See text for discussion of low power supply





8-Pin DIP and SO-8
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown
recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.
ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric





PRODUCT PACKAGE NUMBER (1) RANGE
INA118P 8-Pin Plastic DIP 006 –40°C to +85°C
INA118PB 8-Pin Plastic DIP 006 –40°C to +85°C
INA118U SO-8 Surface-Mount 182 –40°C to +85°C
INA118UB SO-8 Surface-Mount 182 –40°C to +85°C
NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix C of Burr-Brown IC Data Book.
Supply Voltage .................................................................................. ±18V
Analog Input Voltage Range ............................................................. ±40V
Output Short-Circuit (to ground) .............................................. Continuous
Operating Temperature .................................................. –40°C to +125°C
Storage Temperature ..................................................... –40°C to +125°C
Junction Temperature .................................................................... +150°C
Lead Temperature (soldering, 10s) ............................................... +300°C
ABSOLUTE MAXIMUM RATINGS
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant


















































































































































G = 1 G = 1















































G = 1 G = 1



































































































































































































































G = 100, 1000
G = 1000 BW Limit
































TYPICAL PERFORMANCE CURVES (CONT)

































G = 10, 100
G = 1
G = 1000





























































OUTPUT VOLTAGE SWING vs OUTPUT CURRENT

























Single Power Supply, V– = 0V
Ground-Referred Load
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TYPICAL PERFORMANCE CURVES (CONT)























RL = ∞(Noise Floor)
G = 10
TYPICAL PERFORMANCE CURVES (CONT)


























Figure 1 shows the basic connections required for operation
of the INA118. Applications with noisy or high impedance
power supplies may require decoupling capacitors close to
the device pins as shown.
The output is referred to the output reference (Ref) terminal
which is normally grounded. This must be a low-impedance
connection to assure good common-mode rejection. A resis-
tance of 12Ω in series with the Ref pin will cause a typical
device to degrade to approximately 80dB CMR (G = 1).
SETTING THE GAIN
Gain of the INA118 is set by connecting a single external
resistor, RG, connected between pins 1 and 8:
Commonly used gains and resistor values are shown in
Figure 1.
The 50kΩ term in Equation 1 comes from the sum of the two
internal feedback resistors of A1 and A2. These on-chip
metal film resistors are laser trimmed to accurate absolute
values. The accuracy and temperature coefficient of these
resistors are included in the gain accuracy and drift specifi-
cations of the INA118.
(1)
G = 1 + 50kΩ
RG
FIGURE 1. Basic Connections.
















The stability and temperature drift of the external gain
setting resistor, RG, also affects gain. RG’s contribution to
gain accuracy and drift can be directly inferred from the gain
equation (1). Low resistor values required for high gain can
make wiring resistance important. Sockets add to the wiring
resistance which will contribute additional gain error (possi-
bly an unstable gain error) in gains of approximately 100 or
greater.
DYNAMIC PERFORMANCE
The typical performance curve “Gain vs Frequency” shows
that, despite its low quiescent current, the INA118 achieves
wide bandwidth, even at high gain. This is due to the
current-feedback topology of the INA118. Settling time also
remains excellent at high gain.
The INA118 exhibits approximately 3dB peaking at 500kHz
in unity gain. This is a result of its current-feedback topol-
ogy and is not an indication of instability. Unlike an op amp
with poor phase margin, the rise in response is a predictable
+6dB/octave due to a response zero. A simple pole at
































































The INA118 provides very low noise in most applications.
For differential source impedances less than 1kΩ, the INA103
may provide lower noise. For source impedances greater
than 50kΩ, the INA111 FET-Input Instrumentation Ampli-
fier may provide lower noise.
Low frequency noise of the INA118 is approximately
0.28µVp-p measured from 0.1 to 10Hz (G≥100). This pro-
vides dramatically improved noise when compared to state-
of-the-art chopper-stabilized amplifiers.
OFFSET TRIMMING
The INA118 is laser trimmed for low offset voltage and
drift. Most applications require no external offset adjust-
ment. Figure 2 shows an optional circuit for trimming the
output offset voltage. The voltage applied to Ref terminal is
summed at the output. The op amp buffer provides low
impedance at the Ref terminal to preserve good common-
mode rejection.
FIGURE 2. Optional Trimming of Output Offset Voltage.
INPUT BIAS CURRENT RETURN PATH
The input impedance of the INA118 is extremely high—
approximately 1010Ω. However, a path must be provided for
the input bias current of both inputs. This input bias current
is approximately ±5nA. High input impedance means that
this input bias current changes very little with varying input
voltage.
Input circuitry must provide a path for this input bias current
for proper operation. Figure 3 shows various provisions for
an input bias current path. Without a bias current path, the
inputs will float to a potential which exceeds the common-
mode range of the INA118 and the input amplifiers will
saturate.
If the differential source resistance is low, the bias current
return path can be connected to one input (see the thermo-
couple example in Figure 3). With higher source impedance,
using two equal resistors provides a balanced input with
possible advantages of lower input offset voltage due to bias
current and better high-frequency common-mode rejection.
INPUT COMMON-MODE RANGE
The linear input voltage range of the input circuitry of the
INA118 is from approximately 0.6V below the positive
supply voltage to 1V above the negative supply. As a
differential input voltage causes the output voltage to in-
crease, however, the linear input range will be limited by the
output voltage swing of amplifiers A1 and A2. Thus, the
linear common-mode input range is related to the output
voltage of the complete amplifier. This behavior also de-
pends on supply voltage—see performance curves “Input
Common-Mode Range vs Output Voltage”.
Input-overload can produce an output voltage that appears
normal. For example, if an input overload condition drives
both input amplifiers to their positive output swing limit, the
difference voltage measured by the output amplifier will be
near zero. The output of the INA118 will be near 0V even
though both inputs are overloaded.
LOW VOLTAGE OPERATION
The INA118 can be operated on power supplies as low as
±1.35V. Performance of the INA118 remains excellent with
power supplies ranging from ±1.35V to ±18V. Most param-
eters vary only slightly throughout this supply voltage range—
see typical performance curves. Operation at very low sup-
ply voltage requires careful attention to assure that the input
voltages remain within their linear range. Voltage swing
requirements of internal nodes limit the input common-
mode range with low power supply voltage. Typical perfor-
mance curves, “Input Common-Mode Range vs Output
Voltage” show the range of linear operation for a various
supply voltages and gains.











































A1 Out = VCM – VBE – (10µA • 25kΩ) – VO/2
A2 Out = VCM – VBE – (10µA • 25kΩ) + VO/2
Output Swing Range A1, A2; (V+) – 0.65V to (V–) + 0.06V
Amplifier Linear Input Range: (V+) – 0.65V to (V–) + 0.98V
–






(V+) – 0.8V to (V–) + 0.35V
SINGLE SUPPLY OPERATION
The INA118 can be used on single power supplies of +2.7V
to +36V. Figure 5 shows a basic single supply circuit. The
output Ref terminal is connected to ground. Zero differential
input voltage will demand an output voltage of 0V (ground).
Actual output voltage swing is limited to approximately
35mV above ground, when the load is referred to ground as
shown. The typical performance curve “Output Voltage vs
Output Current” shows how the output voltage swing varies
with output current.
With single supply operation, VIN and VIN must both be
0.98V above ground for linear operation. You cannot, for
instance, connect the inverting input to ground and measure
a voltage connected to the non-inverting input.
To illustrate the issues affecting low voltage operation,
consider the circuit in Figure 5. It shows the INA118,
operating from a single 3V supply. A resistor in series with
the low side of the bridge assures that the bridge output
voltage is within the common-mode range of the amplifier’s
inputs. Refer to the typical performance curve “Input Com-
mon-Mode Range vs Output Voltage” for 3V single supply
operation.
INPUT PROTECTION
The inputs of the INA118 are individually protected for
voltages up to ±40V. For example, a condition of –40V on
one input and +40V on the other input will not cause
damage. Internal circuitry on each input provides low series
impedance under normal signal conditions. To provide
equivalent protection, series input resistors would contribute
excessive noise. If the input is overloaded, the protection
circuitry limits the input current to a safe value of approxi-
mately 1.5 to 5mA. The typical performance curve “Input
Bias Current vs Input Overload Voltage” shows this input
current limit behavior. The inputs are protected even if the
power supplies are disconnected or turned off.
FIGURE 4. INA118 Simplified Circuit Diagram.
INSIDE THE INA118
Figure 1 shows a simplified representation of the INA118.
The more detailed diagram shown here provides addi-
tional insight into its operation.
Each input is protected by two FET transistors that
provide a low series resistance under normal signal con-
ditions, preserving excellent noise performance. When
excessive voltage is applied, these transistors limit input
current to approximately 1.5 to 5mA.
The differential input voltage is buffered by Q1 and Q2
and impressed across RG, causing a signal current to flow
through RG, R1 and R2. The output difference amp, A3,
removes the common-mode component of the input sig-
nal and refers the output signal to the Ref terminal.
Equations in the figure describe the output voltages of A1
and A2. The VBE and IR drop across R1 and R2 produce
output voltages on A1 and A2 that are approximately 1V





FIGURE 9. ECG Amplifier With Right-Leg Drive.





FIGURE 5. Single-Supply Bridge Amplifier.
FIGURE 6. AC-Coupled Instrumentation Amplifier.
SEEBECK
ISA COEFFICIENT
TYPE MATERIAL ( µV/°C) R1, R2
E + Chromel 58.5 66.5kΩ
– Constantan
J + Iron 50.2 76.8kΩ
– Constantan
K + Chromel 39.4 97.6kΩ
– Alumel
T + Copper 38.0 102kΩ
– Constantan








NOTE: (1) R1 required to create proper common-mode voltage,






































































ID @ TC = 25°C Continuous Drain Current, VGS @ 10V 10
ID @ TC = 100°C Continuous Drain Current, VGS @ 10V 7.0 A
IDM Pulsed Drain Current  35
PD @TC = 25°C Power Dissipation 48 W
Linear Derating Factor 0.32 W/°C
VGS Gate-to-Source Voltage  ± 16 V
EAS Single Pulse Avalanche Energy 85 mJ
IAR Avalanche Current 6.0 A
EAR Repetitive Avalanche Energy 4.8 mJ
dv/dt Peak Diode Recovery dv/dt  5.0 V/ns
TJ Operating Junction and -55  to + 175
TSTG Storage Temperature Range
Soldering Temperature, for 10 seconds 300 (1.6mm from case )
°C
Absolute Maximum Ratings
Parameter Typ. Max. Units
RθJC Junction-to-Case ––– 3.1
RθJA Junction-to-Ambient (PCB mount) ** ––– 50 °C/W
RθJA Junction-to-Ambient ––– 110
Thermal Resistance
   D -P A K
T O -252A A
   I-P A K
T O -251AA
l Surface Mount (IRLR120N)
l Straight Lead (IRLU120N)
l Advanced Process Technology
l Fast Switching
l Fully Avalanche Rated
Fifth Generation HEXFETs from International Rectifier
utilize advanced processing techniques to achieve the
lowest possible on-resistance per silicon area.  This
benefit, combined with the fast switching speed and
ruggedized device design that HEXFET Power
MOSFETs are well known for, provides the designer
with an extremely efficient device for use in a wide
variety of applications.
The D-PAK is designed for surface mounting using
vapor  phase, infrared, or wave soldering techniques.
The straight lead version (IRFU series) is for through-
hole mounting applications.  Power dissipation levels






Parameter Min. Typ. Max. Units         Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage 100 ––– ––– V VGS = 0V, ID = 250µA
∆V(BR)DSS/∆TJ Breakdown Voltage Temp. Coefficient ––– 0.12 ––– V/°C Reference to 25°C, ID = 1mA
––– ––– 0.185 VGS = 10V, ID = 6.0A 
––– ––– 0.225 W VGS = 5.0V, ID = 6.0A 
––– ––– 0.265 VGS = 4.0V, ID = 5.0A 
VGS(th) Gate Threshold Voltage 1.0 ––– 2.0 V VDS = VGS, ID = 250µA
gfs Forward Transconductance 3.1 ––– ––– S VDS = 25V, ID = 6.0A
––– ––– 25
µA
VDS = 100V, VGS = 0V
––– ––– 250 VDS = 80V, VGS = 0V, TJ = 150°C
Gate-to-Source Forward Leakage ––– ––– 100
nA
VGS = 16V
Gate-to-Source Reverse Leakage ––– ––– -100 VGS = -16V
Qg Total Gate Charge ––– ––– 20 ID = 6.0A
Qgs Gate-to-Source Charge ––– ––– 4.6 nC VDS = 80V
Qgd Gate-to-Drain ("Miller") Charge ––– ––– 10 VGS = 5.0V, See Fig. 6 and 13 
td(on) Turn-On Delay Time ––– 4.0 ––– VDD = 50V
tr Rise Time ––– 35 ––– ns
ID = 6.0A
td(off) Turn-Off Delay Time ––– 23 ––– RG = 11Ω, VGS = 5.0V




and center of die contact
Ciss Input Capacitance ––– 440 ––– VGS = 0V
Coss Output Capacitance ––– 97 ––– pF VDS = 25V
Crss Reverse Transfer Capacitance ––– 50 ––– ƒ = 1.0MHz, See Fig. 5






LS Internal Source Inductance –––  7.5 –––
RDS(on) Static Drain-to-Source On-Resistance
LD Internal Drain Inductance –––   4.5     –––




 Parameter Min. Typ. Max. Units        Conditions








VSD Diode Forward Voltage ––– ––– 1.3 V TJ = 25°C, IS = 6.0A, VGS = 0V 
trr Reverse Recovery Time ––– 110 160 ns TJ = 25°C, IF =6.0A
Qrr Reverse RecoveryCharge ––– 410 620 nC di/dt = 100A/µs 
ton Forward Turn-On Time Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)





 VDD = 25V, starting TJ = 25°C, L = 4.7mH
     RG = 25Ω, IAS = 6.0A. (See Figure 12)
 Repetitive rating;  pulse width limited by
     max. junction temperature. ( See fig. 11 )
 **   When mounted on 1" square PCB (FR-4 or G-10 Material ) .
       For recommended footprint and soldering techniques refer to application note #AN-994
 ISD ≤ 6.0A, di/dt ≤ 340A/µs, VDD ≤ V(BR)DSS,
     TJ ≤ 175°C
 Uses IRL520N data and test conditions.
 This is applied for I-PAK, LS of D-PAK is measured between lead and
     center of  die contact
 Pulse width ≤ 300µs; duty cycle ≤ 2%.
IRLR/U120N
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Fig 3.   Typical Transfer Characteristics Fig 4.   Normalized On-Resistance
Vs. Temperature
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Fig 8.   Maximum Safe Operating Area
Fig 6.   Typical Gate Charge Vs.
Gate-to-Source Voltage
Fig 5.   Typical Capacitance Vs.
Drain-to-Source Voltage
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Fig 9.  Maximum Drain Current Vs.
Case Temperature
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Fig 10b.   Switching Time Waveforms
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Pulse Width ≤ 1 µs
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Notes:
1. Duty factor D = t   / t
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Fig 13b.  Gate Charge Test CircuitFig 13a.  Basic Gate Charge Waveform















Fig 12b.  Unclamped Inductive Waveforms
Fig 12a.  Unclamped Inductive Test Circuit
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Fig 14. For N-Channel HEXFETS
* VGS = 5V for Logic Level Devices






•  dv/dt controlled by RG
•  Driver same type as D.U.T.
•  ISD controlled by Duty Factor "D"
•  D.U.T. - Device Under Test
D.U.T Circuit Layout Considerations   •  Low Stray Inductance
   •  Ground Plane
   •  Low Leakage Inductance












- A  -
4
1           2           3
6.22 (.245)
5.97 (.235)




0 .25  (.010)       M    A   M   B
4.57  (.180)





















     M IN.
0 .58 (.023)
0 .46 (.018)
LE A D  A S S IG NM E NTS
         1  - G A TE
         2  - D RA IN
         3  - S O U R CE
         4  - D RA IN
10.42 (.410)
  9 .40  (.370)
N O TE S :
      1   D IM E N S IO N ING  &  TO LE RA NC IN G  P E R  A N S I Y 14.5M , 1982.
      2   C O N TR O LLING  D IM E N S IO N  : INC H.
      3   C O N FO R M S  TO  JE DE C OU TLIN E  TO -252A A .
      4   D IM E N S IO N S  S H O W N  A RE  B E F O RE  S O LD E R  D IP ,
          S O LD E R D IP  M A X. +0.16 (.006).
IN TE R N A TIO N A L
    R E CT IF IE R
        LO G O
     A SS EM B LY
    LO T    C O D E
E XA M PLE  :   TH IS   IS   AN   IR FR 120   
                      W IT H  AS SE M BLY  
                      LO T  C O D E   9U 1P FIR ST   PO R TIO N
O F   P A R T  N U M BE R
SE C O ND  P OR TIO N
O F P AR T N U M BE R
120
IR F R











- A  -
6 .22 (.245)
5 .97 (.235)

















LE A D  A S S IG N M E NTS
         1  - G A TE
         2  - D RA IN
         3  - S O U RC E
         4  - D RA IN
N O TE S :
      1   D IM E NS IO N IN G  &  TO LE RA N C IN G  P E R A N S I Y 14.5M , 1982.
      2   C O NTRO LLIN G  D IM E NS IO N  : IN C H.
      3   C O NF O R M S  TO  JE DE C  O UTLIN E  TO -252A A .
      4   D IM E NS IO N S  S HO W N  A R E  B E F O RE  S O LD E R D IP ,















IN TE R N A TIO N A L
    R E C TIF IE R
        LO G O
     A S S E M B L Y
    L O T     C O D E
FIR S T   P O R T IO N
O F   P A R T  N U M B E R
S E C O N D  P O R TIO N
O F  P A R T N U M B E R
1 2 0
9 U     1 P
E X A M P L E  :   TH IS   IS   A N   IR F U 12 0   
                      W ITH   A S S E M B L Y   




Tape & Reel Information
TO-252AA
T R
16.3 ( .641  )
15.7 ( .619  )
8 .1 ( .318  )
7 .9 ( .312  )
12 .1  ( .476 )
11 .9  ( .469 )
F E E D  D IR E C T IO N F E E D  D IR E C T IO N
16 .3  ( .641 )
15 .7  ( .619 )
T R R T R L
N O T E S :
1 .  C O N T R O LLIN G  D IM EN S IO N  : M ILL IM ET E R .
2 .  A LL  D IM EN S IO N S  A R E  SH O W N  IN  M ILL IM ET E R S  ( IN C H E S  ).
3 .  O U T L IN E  C O N F O R M S  T O  E IA -481  &  E IA -541.
N O T E S  :
1. O U T L IN E  C O N F O R M S  T O  E IA -481 .
16  m m
  13  IN C H
WORLD HEADQUARTERS:  233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
EUROPEAN HEADQUARTERS:  Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020
IR CANADA:  15 Lincoln Court, Brampton, Ontario L6T 3Z2, Tel: (905) 453 2200
IR GERMANY:  Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590
IR ITALY:  Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111
IR FAR EAST:  171 (K&H Bldg.) 30-4 Nishi-ikebukuro 3-chome, Toshima-ku, Tokyo Japan Tel: 81 33 983 0086
IR SOUTHEAST ASIA:  315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 16907 Tel: 65 221 8371
Data and specifications subject to change without notice. 5/98
This datasheet has been download from:
www.datasheetcatalog.com























The LM741 series are general purpose operational amplifi-
ers which feature improved performance over industry stan-
dards like the LM709. They are direct, plug-in replacements
for the 709C, LM201, MC1439 and 748 in most applications.
The amplifiers offer many features which make their appli-
cation nearly foolproof: overload protection on the input and
output, no latch-up when the common mode range is ex-
ceeded, as well as freedom from oscillations.
The LM741C/LM741E are identical to the LM741/LM741A
except that the LM741C/LM741E have their performance
guaranteed over a 0§C to a70§C temperature range, in-





C1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.
Absolute Maximum Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 5)
LM741A LM741E LM741 LM741C
Supply Voltage g22V g22V g22V g18V
Power Dissipation (Note 1) 500 mW 500 mW 500 mW 500 mW
Differential Input Voltage g30V g30V g30V g30V
Input Voltage (Note 2) g15V g15V g15V g15V
Output Short Circuit Duration Continuous Continuous Continuous Continuous
Operating Temperature Range b55§C to a125§C 0§C to a70§C b55§C to a125§C 0§C to a70§C
Storage Temperature Range b65§C to a150§C b65§C to a150§C b65§C to a150§C b65§C to a150§C
Junction Temperature 150§C 100§C 150§C 100§C
Soldering Information
N-Package (10 seconds) 260§C 260§C 260§C 260§C
J- or H-Package (10 seconds) 300§C 300§C 300§C 300§C
M-Package
Vapor Phase (60 seconds) 215§C 215§C 215§C 215§C
Infrared (15 seconds) 215§C 215§C 215§C 215§C
See AN-450 ‘‘Surface Mounting Methods and Their Effect on Product Reliability’’ for other methods of soldering
surface mount devices.
ESD Tolerance (Note 6) 400V 400V 400V 400V




Min Typ Max Min Typ Max Min Typ Max
Input Offset Voltage TA e 25§C
RS s 10 kX 1.0 5.0 2.0 6.0 mV
RS s 50X 0.8 3.0 mV
TAMIN s TA s TAMAX
RS s 50X 4.0 mV




Input Offset Voltage TA e 25§C, VS e g20V
g10 g15 g15 mV
Adjustment Range
Input Offset Current TA e 25§C 3.0 30 20 200 20 200 nA




Input Bias Current TA e 25§C 30 80 80 500 80 500 nA
TAMIN s TA s TAMAX 0.210 1.5 0.8 mA
Input Resistance TA e 25§C, VS e g20V 1.0 6.0 0.3 2.0 0.3 2.0 MX
TAMIN s TA s TAMAX, 0.5 MX
VS e g20V
Input Voltage Range TA e 25§C g12 g13 V
TAMIN s TA s TAMAX g12 g13 V
Large Signal Voltage Gain TA e 25§C, RL t 2 kX
VS e g20V, VO e g15V 50 V/mV
VS e g15V, VO e g10V 50 200 20 200 V/mV
TAMIN s TA s TAMAX,
RL t 2 kX,
VS e g20V, VO e g15V 32 V/mV
VS e g15V, VO e g10V 25 15 V/mV
VS e g5V, VO e g2V 10 V/mV
2




Min Typ Max Min Typ Max Min Typ Max
Output Voltage Swing VS e g20V
RL t 10 kX g16 V
RL t 2 kX g15 V
VS e g15V
RL t 10 kX g12 g14 g12 g14 V
RL t 2 kX g10 g13 g10 g13 V
Output Short Circuit TA e 25§C 10 25 35 25 25 mA
Current TAMIN s TA s TAMAX 10 40 mA
Common-Mode TAMIN s TA s TAMAX
Rejection Ratio RS s 10 kX, VCM e g12V 70 90 70 90 dB
RS s 50X, VCM e g12V 80 95 dB
Supply Voltage Rejection TAMIN s TA s TAMAX,
Ratio VS e g20V to VS e g5V
RS s 50X 86 96 dB
RS s 10 kX 77 96 77 96 dB
Transient Response TA e 25§C, Unity Gain
Rise Time 0.25 0.8 0.3 0.3 ms
Overshoot 6.0 20 5 5 %
Bandwidth (Note 4) TA e 25§C 0.437 1.5 MHz
Slew Rate TA e 25§C, Unity Gain 0.3 0.7 0.5 0.5 V/ms
Supply Current TA e 25§C 1.7 2.8 1.7 2.8 mA
Power Consumption TA e 25§C
VS e g20V 80 150 mW
VS e g15V 50 85 50 85 mW
LM741A VS e g20V
TA e TAMIN 165 mW
TA e TAMAX 135 mW
LM741E VS e g20V
TA e TAMIN 150 mW
TA e TAMAX 150 mW
LM741 VS e g15V
TA e TAMIN 60 100 mW
TA e TAMAX 45 75 mW
Note 1: For operation at elevated temperatures, these devices must be derated based on thermal resistance, and Tj max. (listed under ‘‘Absolute Maximum
Ratings’’). Tj e TA a (ijA PD).
Thermal Resistance Cerdip (J) DIP (N) HO8 (H) SO-8 (M)
ijA (Junction to Ambient) 100§C/W 100§C/W 170§C/W 195§C/W
ijC (Junction to Case) N/A N/A 25§C/W N/A
Note 2: For supply voltages less than g15V, the absolute maximum input voltage is equal to the supply voltage.
Note 3: Unless otherwise specified, these specifications apply for VS e g15V, b55§C s TA s a125§C (LM741/LM741A). For the LM741C/LM741E, these
specifications are limited to 0§C s TA s a70§C.
Note 4: Calculated value from: BW (MHz) e 0.35/Rise Time(ms).
Note 5: For military specifications see RETS741X for LM741 and RETS741AX for LM741A.





Order Number LM741H, LM741H/883*,
LM741AH/883 or LM741CH
See NS Package Number H08C
Dual-In-Line or S.O. Package
TL/H/9341–3
Order Number LM741J, LM741J/883,
LM741CM, LM741CN or LM741EN
See NS Package Number J08A, M08A or N08E
Ceramic Dual-In-Line Package
TL/H/9341–5
Order Number LM741J-14/883*, LM741AJ-14/883**
See NS Package Number J14A
*also available per JM38510/10101




See NS Package Number W10A
*LM741H is available per JM38510/10101
4
Physical Dimensions inches (millimeters)
Metal Can Package (H)
Order Number LM741H, LM741H/883, LM741AH/883, LM741CH or LM741EH
NS Package Number H08C
5
Physical Dimensions inches (millimeters) (Continued)
Ceramic Dual-In-Line Package (J)
Order Number LM741CJ or LM741J/883
NS Package Number J08A
Ceramic Dual-In-Line Package (J)
Order Number LM741J-14/883 or LM741AJ-14/883
NS Package Number J14A
6
Physical Dimensions inches (millimeters) (Continued)
Small Outline Package (M)
Order Number LM741CM
NS Package Number M08A
Dual-In-Line Package (N)
Order Number LM741CN or LM741EN























Physical Dimensions inches (millimeters) (Continued)
10-Lead Ceramic Flatpak (W)
Order Number LM741W/883
NS Package Number W10A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
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1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
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The ability to operate from a single power supply of 5.0 V to 30 V or
15 V split supplies, as commonly used with operational amplifiers,
makes the LM211/LM311 a truly versatile comparator. Moreover, the
inputs of the device can be isolated from system ground while the
output can drive loads referenced either to ground, the VCC or the VEE
supply. This flexibility makes it possible to drive DTL, RTL, TTL, or
MOS logic. The output can also switch voltages to 50 V at currents to
50 mA, therefore, the LM211/LM311 can be used to drive relays,
lamps or solenoids.
Features
• Pb−Free Packages are Available
Figure 1. Typical Comparator Design Configurations
Split  Power Supply with Offset Balance Single Supply
Ground−Referred Load



























































Input polarity is reversed when

















Input polarity is reversed when










































See detailed ordering and shipping information and marking
information in the package dimensions section on page 7 of
this data sheet.






MAXIMUM RATINGS (TA = +25°C, unless otherwise noted.)
Rating Symbol LM211 LM311 Unit
Total Supply Voltage VCC + VEE 36 36 Vdc
Output to Negative Supply Voltage VO −VEE 50 40 Vdc
Ground to Negative Supply Voltage VEE 30 30 Vdc
Input Differential Voltage VID ±30 ±30 Vdc
Input Voltage (Note 2) Vin ±15 ±15 Vdc
Voltage at Strobe Pin − VCC to VCC−5 VCC to VCC−5 Vdc
Power Dissipation and Thermal Characteristics
Plastic DIP PD 625 mW
Derate Above TA = +25°C RJA 5.0 mW/°C
Operating Ambient Temperature Range TA −25 to +85 0 to +70 °C
Operating Junction Temperature TJ(max) +150 +150 °C
Storage Temperature Range Tstg −65 to +150 −65 to +150 °C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = −15 V, TA = 25°C, unless otherwise noted) Note 1
LM211 LM311
Characteristic Symbol Min Typ Max Min Typ Max Unit
Input Offset Voltage (Note 3) VIO mV
RS ≤  50 k, TA = +25°C − 0.7 3.0 − 2.0 7.5
RS ≤  50 k, Tlow ≤ TA ≤ Thigh* − − 4.0 − − 10
Input Offset Current (Note 3) TA = +25°C IIO − 1.7 10 − 1.7 50 nA
Tlow ≤ TA ≤ Thigh* − − 20 − − 70
Input Bias Current TA = +25°C IIB − 45 100 − 45 250 nA
Tlow ≤ TA ≤ Thigh* − − 150 − − 300
Voltage Gain AV 40 200 − 40 200 − V/mV
Response Time (Note 4) − 200 − − 200 − ns
Saturation Voltage VOL V
VID ≤ −5.0 mV, IO = 50 mA, TA = 25°C − 0.75 1.5 − − −
VID ≤−10 mV, IO = 50 mA, TA = 25°C − − − − 0.75 1.5
VCC ≥ 4.5 V, VEE = 0, Tlow ≤ TA ≤ Thigh*
VID ≤6.0 mV, Isink ≤ 8.0 mA − 0.23 0.4 − − −
VID ≤10 mV, Isink ≤ 8.0 mA − − − − 0.23 0.4
Strobe ”On” Current (Note 5) IS − 3.0 − − 3.0 − mA
Output Leakage Current
VID ≥ 5.0 mV, VO= 35 V, TA = 25°C, Istrobe= 3.0 mA − 0.2 10 − − − nA
VID ≥ 10 mV, VO= 35 V, TA = 25°C, Istrobe= 3.0 mA − − − − 0.2 50 nA
VID ≥ 5.0 mV, VO= 35 V, Tlow ≤ TA ≤ Thigh* − 0.1 0.5 − − − A







Positive Supply Current ICC − +2.4 +6.0 − +2.4 +7.5 mA
Negative Supply Current IEE − −1.3 −5.0 − −1.3 −5.0 mA
* LM211: Tlow = −25°C, Thigh = +85°C
LM311: Tlow = 0°C, Thigh = +70°C
1. Offset voltage, offset current and bias current specifications apply for a supply voltage range from a single 5.0 V supply up to ±15 V supplies.
2. This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is
equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
3. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA
load. Thus, these parameters define an error band and take into account the “worst case” effects of voltage gain and input impedance.
4. The response time specified is for a 100 mV input step with 5.0 mV overdrive.




Figure 2. Circuit Schematic
Figure 3. Input Bias Current
versus Temperature
Figure 4. Input Offset Current
versus Temperature
Figure 5. Input Bias Current versus
Differential Input Voltage
Figure 6. Common Mode Limits
versus Temperature
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VCC = +15 V




















) Referred to Supply Voltages
VCC = +15 V
VEE = −15 V
TA = +25°C
Normal
Pins 5 & 6 Tied
to VCC
VCC = +15 V
VEE = −15 V





Figure 7. Response Time for
Various Input Overdrives
Figure 8. Response Time for
Various Input Overdrives
Figure 9. Response Time for
Various Input Overdrives
Figure 10. Response Time for
Various Input Overdrives
Figure 11. Output Short Circuit Current
Characteristics and Power Dissipation
Figure 12. Output Saturation Voltage
versus Output Current
tTLH, RESPONSE TIME (s) tTHL, RESPONSE TIME (s)
tTLH, RESPONSE TIME (s) tTHL, RESPONSE TIME (s)









































































































































































































































































0 8.0 16 24 32 40 48 56
TA =  +25°C
TA = −55°C
TA =  +25°C
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Figure 13. Output Leakage Current
versus Temperature
Figure 14. Power Supply Current
versus Supply Voltage
Figure 15. Power Supply Current
versus Temperature
APPLICATIONS INFORMATION
Figure 16. Improved Method of Adding
Hysteresis Without Applying Positive
Feedback to the Inputs
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Positive and Negative Supply − Output High



















































VCC =  +15 V
VEE = −15 V
TA =  +25°C
Output VO = +50 V (LM211 only)
Positive Supply − Output  Low
Positive and Negative Power Supply − Output H igh
VCC =  +15 V




TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS
When a high speed comparator such as the LM211 is used
with high speed input signals and low source impedances,
the output response will normally be fast and stable,
providing the power supplies have been bypassed (with
0.1F disc capacitors), and that the output signal is routed
well away from the inputs (Pins 2 and 3) and also away from
Pins 5 and 6.
However, when the input signal is a voltage ramp or a slow
sine wave, or if the signal source impedance is high (1.0 k
to 100 k), the comparator may burst into oscillation near
the crossing−point. This is due to the high gain and wide
bandwidth of comparators like the LM211 series. To avoid
oscillation or instability in such a usage, several precautions
are recommended, as shown in Figure 16.
The trim pins (Pins 5 and 6) act as unwanted auxiliary
inputs. If these pins are not connected to a trim−pot, they
should be shorted together. If they are connected to a
trim−pot, a 0.01 F capacitor (C1) between Pins 5 and 6 will
minimize the susceptibility to AC coupling. A smaller
capacitor is used if Pin 5 is used for positive feedback as in
Figure 16. For the fastest response time, tie both balance pins
to VCC.
Certain sources will produce a cleaner comparator output
waveform if a 100 pF to 1000 pF capacitor (C2) is connected
directly across the input pins. When the signal source is
applied through a resistive network, R1, it is usually
advantageous to choose R2 of the same value, both for DC
and for dynamic (AC) considerations. Carbon, tin−oxide,
and metal−film resistors have all been used with good results
in comparator input circuitry, but inductive wirewound
resistors should be avoided.
When comparator circuits use input resistors (e.g.,
summing resistors), their value and placement are particularly
important. In all cases the body of the resistor should be close
to the device or socket. In other words, there should be a very
short lead length or printed−circuit foil run between
comparator and resistor to radiate or pick up signals. The
same applies to capacitors, pots, etc. For example, if R1 =
10 k, as little as 5 inches of lead between the resistors and
the input pins can result in oscillations that are very hard to
dampen. Twisting these input leads tightly is the best
alternative to placing resistors close to the comparator.
Since feedback to almost any pin of a comparator can
result in oscillation, the printed−circuit layout should be
engineered thoughtfully. Preferably there should be a
groundplane under the LM211 circuitry (e.g., one side of a
double layer printed circuit board). Ground, positive supply
or negative supply foil should extend between the output and
the inputs to act as a guard. The foil connections for the
inputs should be as small and compact as possible, and
should be essentially surrounded by ground foil on all sides
to guard against capacitive coupling from any fast
high−level signals (such as the output). If Pins 5 and 6 are not
used, they should be shorted together. If they are connected
to a trim−pot, the trim−pot should be located no more than
a few inches away from the LM211, and a 0.01 F capacitor
should be installed across Pins 5 and 6. If this capacitor
cannot be used, a shielding printed−circuit foil may be
advisable between Pins 6 and 7. The power supply  bypass
capacitors should be located within a couple inches of the
LM211.
A standard procedure is to add hysteresis to a comparator
to prevent oscillation, and to avoid excessive noise on the
output. In the circuit of Figure 17, the feedback resistor of
510 k from the output to the positive input will cause about
3.0 mV of hysteresis. However, if R2 is larger than 100 ,
such as 50 k, it would not be practical to simply increase
the value of the positive feedback resistor proportionally
above 510 k to maintain the same amount of hysteresis.
When both inputs of the LM211 are connected to active
signals, or if a high−impedance signal is driving the positive
input of the LM211 so that positive feedback would be
disruptive, the circuit of Figure 16 is ideal. The positive
feedback is applied to Pin 5 (one of the offset adjustment
pins). This will be sufficient to cause 1.0 mV to 2.0 mV
hysteresis and sharp transitions with input triangle waves
from a few Hz to hundreds of kHz. The positive−feedback
signal across the 82 resistor swings 240 mV below the
positive supply. This signal is centered around the nominal
voltage at Pin 5, so this feedback does not add to the offset
voltage of the comparator. As much as 8.0 mV of offset





Figure 18. Zero−Crossing Detector
Driving CMOS Logic
Figure 19. Relay Driver with Strobe Capability




































Device Package Shipping †
LM211D SOIC−8
LM211DR2 SOIC−8
98 Units / Rail
LM211DR2G SOIC−8
(Pb−Free)
   
LM311D SOIC−8 2500 Units / Reel
LM311DG SOIC−8
(Pb−Free)








50 Units / Rail














x = 2 or 3
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year














1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).


















MAM0.13 (0.005) B MT
DIM MIN MAX MIN MAX
INCHESMILLIMETERS
A 9.40 10.16 0.370 0.400
B 6.10 6.60 0.240 0.260
C 3.94 4.45 0.155 0.175
D 0.38 0.51 0.015 0.020
F 1.02 1.78 0.040 0.070
G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
M −−− 10  −−− 10  






















*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and













1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.









MIN MAX MIN MAX
INCHES
4.80 5.00 0.189 0.197
MILLIMETERS
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
H 0.10 0.25 0.004 0.010
J 0.19 0.25 0.007 0.010
K 0.40 1.27 0.016 0.050
M 0  8  0  8  
N 0.25 0.50 0.010 0.020






YM0.25 (0.010) Z S X S
M
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• Output Current up to 1A                                                          
• Output Voltages of 5, 6, 8, 9, 10, 12, 15, 18, 24V    
• Thermal Overload Protection                                                 
• Short Circuit Protection
• Output Transistor Safe Operating Area Protection 
Description
The MC78XX/LM78XX/MC78XXA series of three 
terminal positive  regulators are  available  in the 
TO-220/D-PAK package and with several fixed output 
voltages,  making them useful in a wide range of 
applications. Each type employs internal current limiting,
thermal shut down and safe operating area protection, 
making it essentially indestructible. If adequate heat sinking
is provided, they can deliver  over 1A output current.
Although designed primarily as fixed voltage regulators,
these devices can be used with external components to
obtain adjustable voltages and currents.
TO-220
D-PAK










(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI = 10V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in Vo due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Value Unit
Input Voltage (for VO = 5V to 18V)







Thermal Resistance Junction-Cases (TO-220) RθJC 5 oC/W
Thermal Resistance Junction-Air (TO-220) RθJA 65 oC/W
Operating Temperature Range TOPR 0 ~ +125 oC






TJ =+25 oC 4.8 5.0 5.2
5.0mA ≤ Io ≤ 1.0A, PO ≤ 15W
VI = 7V to 20V 4.75 5.0 5.25
 V
Line Regulation (Note1) Regline TJ=+25 oC
VO = 7V to 25V - 4.0 100
mV
VI = 8V to 12V - 1.6 50
Load Regulation (Note1) Regload TJ=+25 oC
IO = 5.0mA to1.5A - 9 100
mVIO =250mA to 
750mA - 4 50
Quiescent Current IQ TJ =+25 oC - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.03 0.5
mA
VI= 7V to 25V - 0.3 1.3
Output Voltage Drift ∆VO/∆T IO= 5mA - -0.8 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA=+25 oC - 42 - µV/Vo
Ripple Rejection RR f = 120HzVO = 8V to 18V
62 73 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 15 - mΩ
Short Circuit Current ISC VI = 35V, TA =+25 oC - 230 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =11V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 5.75 6.0 6.25
5.0mA ≤ IO ≤ 1.0A, PO ≤ 15W
VI = 8.0V to 21V 5.7 6.0 6.3
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 8V to 25V - 5 120
mV
VI = 9V to 13V - 1.5 60
Load Regulation (Note1) Regload TJ =+25 oC
IO =5mA to 1.5A - 9 120
mV
IO =250mA to750A - 3 60
Quiescent Current IQ TJ =+25 oC - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1A - - 0.5
mA
VI = 8V to 25V - - 1.3
Output Voltage Drift ∆VO/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 45 - µV/Vo
Ripple Rejection RR f = 120HzVI = 9V to 19V
59 75 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 19 - mΩ
Short Circuit Current ISC VI= 35V, TA=+25 oC - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =14V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 7.7 8.0 8.3
5.0mA ≤  IO ≤ 1.0A, PO ≤ 15W
VI = 10.5V to 23V 7.6 8.0 8.4
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 10.5V to 25V - 5.0 160
mV
VI = 11.5V to 17V - 2.0 80
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5.0mA to 1.5A - 10 160
mV
IO= 250mA to 750mA - 5.0 80
Quiescent Current IQ TJ =+25 oC - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.05 0.5
mA
VI = 10.5A to 25V - 0.5 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 52 - µV/Vo
Ripple Rejection RR f = 120Hz, VI= 11.5V to 21.5V 56 73 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 230 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =15V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25°C 8.65 9 9.35
5.0mA≤ IO ≤1.0A, PO ≤15W
VI= 11.5V to 24V 8.6 9 9.4
 V
Line Regulation (Note1) Regline TJ=+25°C
VI = 11.5V to 25V - 6 180
mV
VI = 12V to 17V - 2 90
Load Regulation (Note1) Regload TJ=+25°C
IO = 5mA to 1.5A - 12 180
mV
IO = 250mA to 750mA - 4 90
Quiescent Current IQ TJ=+25°C - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5 mA
VI = 11.5V to 26V - - 1.3
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ °C
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 °C - 58 - µV/Vo
Ripple Rejection RR f = 120HzVI = 13V to 23V
56 71 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25°C - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25°C - 250 - mA




(Refer to test circuit ,0°C< TJ < 125°C, IO = 500mA, VI =16V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 °C 9.6 10 10.4
5.0mA ≤ IO≤1.0A, PO ≤15W
VI = 12.5V to 25V 9.5 10 10.5
 V
Line Regulation (Note1) Regline TJ =+25°C
VI = 12.5V to 25V - 10 200
mV
VI = 13V to 25V - 3 100
Load Regulation (Note1) Regload TJ =+25°C
IO = 5mA to 1.5A - 12 200
mV
IO = 250mA to 750mA - 4 400
Quiescent Current IQ TJ =+25°C - 5.1 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5
mA
VI = 12.5V to 29V - - 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/°C
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 °C - 58 - µV/Vo
Ripple Rejection RR f = 120HzVI = 13V to 23V
56 71 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 °C - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 °C - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =19V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 11.5 12 12.5
5.0mA ≤ IO≤1.0A, PO≤15W
VI = 14.5V to 27V 11.4 12 12.6
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 14.5V to 30V - 10 240
mV
VI = 16V to 22V - 3.0 120
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 11 240
mV
IO = 250mA to 750mA - 5.0 120
Quiescent Current IQ TJ =+25 oC - 5.1 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.1 0.5
mA
VI = 14.5V to 30V - 0.5 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 76 - µV/Vo
Ripple Rejection RR f = 120HzVI = 15V to 25V
55 71 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 18 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 230 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =23V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 14.4 15 15.6
5.0mA ≤ IO ≤ 1.0A, PO ≤ 15W
VI = 17.5V to 30V 14.25 15 15.75
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 17.5V to 30V - 11 300
mV
VI = 20V to 26V - 3 150
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 12 300
mVIO = 250mA to  
750mA - 4 150
Quiescent Current IQ TJ =+25 oC - 5.2 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5
mA
VI = 17.5V to 30V - - 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 90 - µV/Vo
Ripple Rejection RR f = 120HzVI = 18.5V to 28.5V
54 70 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 19 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =27V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 17.3 18 18.7
5.0mA ≤ IO ≤1.0A, PO ≤15W
VI = 21V to 33V 17.1 18 18.9
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 21V to 33V - 15 360
mV
VI = 24V to 30V - 5 180
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 15 360
mV
IO = 250mA to 750mA - 5.0 180
Quiescent Current IQ TJ =+25 oC - 5.2 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5
mA
VI = 21V to 33V - - 1
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 110 - µV/Vo
Ripple Rejection RR f = 120HzVI = 22V to 32V
53 69 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 22 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =33V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 23 24 25
5.0mA ≤ IO ≤ 1.0A, PO ≤ 15W
VI = 27V to 38V 22.8 24 25.25
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 27V to 38V - 17 480
mV
VI = 30V to 36V - 6 240
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 15 480
mV
IO = 250mA to 750mA - 5.0 240
Quiescent Current IQ TJ =+25 oC - 5.2 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.1 0.5
mA
VI = 27V to 38V - 0.5 1
Output Voltage Drift ∆VO/∆T IO = 5mA - -1.5 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 60 - µV/Vo
Ripple Rejection RR f = 120HzVI = 28V to 38V
50 67 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 28 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 230 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 10V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25 oC 4.9 5 5.1
VIO = 5mA to 1A, PO ≤ 15W
VI = 7.5V to 20V
4.8 5 5.2
Line Regulation (Note1) Regline
VI = 7.5V to 25V
IO = 500mA
- 5 50
mVVI = 8V to 12V - 3 50
TJ =+25 oC
VI= 7.3V to 20V - 5 50
VI= 8V to 12V - 1.5 25
Load Regulation (Note1) Regload
TJ =+25 oC
IO = 5mA to 1.5A
- 9 100
mVIO = 5mA to 1A - 9 100
IO = 250mA to 750mA - 4 50
Quiescent Current IQ TJ =+25 oC - 5.0 6 mA
Quiescent Current 
Change ∆IQ
IO = 5mA to 1A - - 0.5
mAVI = 8 V to 25V, IO = 500mA - - 0.8
VI = 7.5V to 20V, TJ =+25 oC - - 0.8
Output Voltage Drift ∆V/∆T Io = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 oC
- 10 - µV/Vo 
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 8V to 18V
- 68 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I =11V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25 oC 5.58 6 6.12
VIO = 5mA to 1A, PO ≤ 15W
VI = 8.6V to 21V
5.76 6 6.24
Line Regulation (Note1) Regline
VI= 8.6V to 25V
IO = 500mA
- 5 60
mVVI= 9V to 13V - 3 60
TJ =+25 oC
VI= 8.3V to 21V - 5 60
VI= 9V to 13V - 1.5 30
Load Regulation (Note1) Regload
TJ =+25 oC
IO = 5mA to 1.5A
- 9 100
mVIO = 5mA to 1A - 4 100
IO = 250mA to 750mA - 5.0 50
Quiescent Current IQ TJ =+25 oC - 4.3 6 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1A - - 0.5
mAVI = 9V to 25V, IO = 500mA - - 0.8
VI= 8.5V to 21V, TJ =+25 oC - - 0.8
Output Voltage Drift ∆V/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 oC
- 10 - µV/Vo 
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 9V to 19V
- 65 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 14V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25 oC 7.84 8 8.16
VIO = 5mA to 1A, PO ≤15W
VI = 10.6V to 23V
7.7 8 8.3
Line Regulation (Note1) Regline
VI= 10.6V to 25V
IO = 500mA
- 6 80
mVVI= 11V to 17V - 3 80
TJ =+25 oC
VI= 10.4V to 23V - 6 80
VI= 11V to 17V - 2 40
Load Regulation (Note1) Regload
TJ =+25 oC
IO = 5mA to 1.5A
- 12 100
mVIO = 5mA to 1A - 12 100
IO = 250mA to 750mA - 5 50
Quiescent Current IQ TJ =+25 oC - 5.0 6 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1A - - 0.5
mAVI = 11V to 25V, IO = 500mA - - 0.8
VI= 10.6V to 23V, TJ =+25 oC - - 0.8
Output Voltage Drift ∆V/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 oC
- 10 - µV/Vo
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 11.5V to 21.5V
- 62 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 18 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 15V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant, junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25°C 8.82 9.0 9.18
VIO = 5mA to 1A, PO≤15W
VI = 11.2V to 24V
8.65 9.0 9.35
Line Regulation (Note1) Regline
VI= 11.7V to 25V
IO = 500mA
- 6 90
mVVI= 12.5V to 19V - 4 45
TJ =+25°C 
 VI= 11.5V to 24V - 6 90
 VI= 12.5V to 19V - 2 45
Load Regulation (Note1) Regload
TJ =+25°C
IO = 5mA to 1.0A
- 12 100
mVIO = 5mA to 1.0A - 12 100
IO = 250mA to 750mA - 5 50
Quiescent Current IQ TJ =+25 °C - 5.0 6.0 mA
Quiescent Current Change ∆IQ
VI = 11.7V to 25V, TJ=+25 °C - - 0.8
mAVI = 12V to 25V, IO = 500mA - - 0.8
IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T IO = 5mA - -1.0 - mV/ °C
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 °C
- 10 - µV/Vo 
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 12V to 22V
- 62 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 °C - 2.0 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 16V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25°C 9.8 10 10.2
V IO = 5mA to 1A, PO ≤ 15W
 VI =12.8V to 25V
9.6 10 10.4
Line Regulation (Note1) Regline
 VI= 12.8V to 26V
 IO = 500mA
- 8 100
mV VI= 13V to 20V - 4 50
 TJ =+25 °C
 VI= 12.5V to 25V - 8 100
 VI= 13V to 20V - 3 50
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 12 100
mV IO = 5mA to 1.0A - 12 100
 IO = 250mA to 750mA - 5 50
Quiescent Current IQ  TJ =+25 °C - 5.0 6.0 mA
Quiescent Current Change ∆IQ
 VI = 13V to 26V, TJ=+25 °C - - 0.5
mA VI = 12.8V to 25V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/ °C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25 °C
- 10 - µV/Vo  
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 14V to 24V
- 62 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25°C - 2.0 - V
Output Resistance rO  f = 1KHz - 17 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 19V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 11.75 12 12.25
V IO = 5mA to 1A, PO ≤15W
 VI = 14.8V to 27V
11.5 12 12.5
Line Regulation (Note1) Regline
 VI= 14.8V to 30V
 IO = 500mA
- 10 120
mV VI= 16V to 22V - 4 120
 TJ =+25 °C
 VI= 14.5V to 27V - 10 120
 VI= 16V to 22V - 3 60
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 12 100
mV IO = 5mA to 1.0A - 12 100
 IO = 250mA to 750mA - 5 50
Quiescent Current IQ  TJ =+25°C - 5.1 6.0 mA
Quiescent Current Change ∆IQ
 VI = 15V to 30V, TJ=+25 °C - 0.8
mA VI = 14V to 27V, IO = 500mA - 0.8
 IO = 5mA to 1.0A - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/°C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25°C
- 10 - µV/Vo
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 14V to 24V
- 60 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25°C - 2.0 - V
Output Resistance rO  f = 1KHz - 18 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I =23V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 14.7 15 15.3
V IO = 5mA to 1A, PO ≤15W
 VI = 17.7V to 30V
14.4 15 15.6
Line Regulation (Note1) Regline
 VI= 17.9V to 30V
 IO = 500mA
- 10 150
mV VI= 20V to 26V - 5 150
 TJ =+25°C
 VI= 17.5V to 30V - 11 150
 VI= 20V to 26V - 3 75
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 12 100
mV IO = 5mA to 1.0A - 12 100
 IO = 250mA to 750mA - 5 50
Quiescent Current IQ  TJ =+25 °C - 5.2 6.0 mA
Quiescent Current Change ∆IQ
 VI = 17.5V to 30V, TJ =+25 °C - - 0.8
mA VI = 17.5V to 30V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/°C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25 °C
- 10 - µV/Vo
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 18.5V to 28.5V
- 58 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25 °C - 2.0 - V
Output Resistance rO  f = 1KHz - 19 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 27V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 17.64 18 18.36
V IO = 5mA to 1A, PO ≤15W
 VI = 21V to 33V
17.3 18 18.7
Line Regulation (Note1) Regline
 VI= 21V to 33V
 IO = 500mA
- 15 180
mV VI= 21V to 33V - 5 180
 TJ =+25 °C
 VI= 20.6V to 33V - 15 180
 VI= 24V to 30V - 5 90
Load Regulation (Note1) Regload
 TJ =+25°C
 IO = 5mA to 1.5A
- 15 100
mV IO = 5mA to 1.0A - 15 100
 IO = 250mA to 750mA - 7 50
Quiescent Current IQ  TJ =+25 °C - 5.2 6.0 mA
Quiescent Current Change ∆IQ
 VI = 21V to 33V, TJ=+25 °C - - 0.8
mA VI = 21V to 33V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/ °C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25°C
- 10 - µV/Vo  
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 22V to 32V
- 57 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25°C - 2.0 - V
Output Resistance rO  f = 1KHz - 19 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25°C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 33V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 23.5 24 24.5
V IO = 5mA to 1A, PO ≤15W
 VI = 27.3V to 38V
23 24 25
Line Regulation (Note1) Regline
 VI= 27V to 38V
 IO = 500mA
- 18 240
mV VI= 21V to 33V - 6 240
 TJ =+25 °C
 VI= 26.7V to 38V - 18 240
 VI= 30V to 36V - 6 120
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 15 100
mV IO = 5mA to 1.0A - 15 100
 IO = 250mA to 750mA - 7 50
Quiescent Current IQ  TJ =+25 °C - 5.2 6.0 mA
Quiescent Current Change ∆IQ
 VI = 27.3V to 38V, TJ =+25 °C - - 0.8
mA VI = 27.3V to 38V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.5 - mV/ °C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA = 25 °C
- 10 - µV/Vo 
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 28V to 38V
- 54 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25 °C - 2.0 - V
Output Resistance rO  f = 1KHz - 20 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




Figure 1. Quiescent Current
Figure 3. Output Voltage 
Figure 2. Peak Output Current





Figure 5. DC Parameters
Figure 6. Load Regulation
Figure 7. Ripple Rejection










Figure 9. Constant Current Regulator
Notes:
(1) To specify an output voltage. substitute voltage value for "XX." A common ground is required between the input and the
Output voltage. The input voltage must remain typically 2.0V above the output voltage even during the low point on the input
ripple voltage.
(2) CI is required if regulator is located an appreciable distance from power Supply filter.
(3) CO improves stability and transient response.
VO = VXX(1+R2/R1)+IQR2
Figure 10. Circuit for Increasing Output Voltage
IRI ≥5 IQ
VO = VXX(1+R2/R1)+IQR2
















Figure 12. High Current Voltage Regulator
Figure 13. High Output Current with Short Circuit Protection











Figure 15. Split Power Supply ( ±15V-1A)
Figure 16. Negative Output Voltage Circuit 



























































































































































































Product Number Output Voltage Tolerance Package Operating Temperature
LM7805CT ±4% TO-220 0 ~ + 125°C

































  2001 Fairchild Semiconductor Corporation
LIFE SUPPORT POLICY 
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR 
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR 
CORPORATION.  As used herein:
1. Life support devices or systems are devices or systems 
which, (a) are intended for surgical implant into the body, 
or (b) support or sustain life, and (c) whose failure to 
perform when properly used in accordance with 
instructions for use provided in the labeling, can be 
reasonably expected to result in a significant injury of the 
user.
2. A critical component in any component of a life support 
device or system whose failure to perform can be 
reasonably expected to cause the failure of the life support 
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
DISCLAIMER 
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY 
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY 
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER 




The LM79XX series of 3-terminal regulators is available with
fixed output voltages of −5V, −12V, and −15V. These devices
need only one external component — a compensation ca-
pacitor at the output. The LM79XX series is packaged in the
TO-220 power package and is capable of supplying 1.5A of
output current.
These regulators employ internal current limiting safe area
protection and thermal shutdown for protection against vir-
tually all overload conditions.
Low ground pin current of the LM79XX series allows output
voltage to be easily boosted above the preset value with a
resistor divider. The low quiescent current drain of these
devices with a specified maximum change with line and load
ensures good regulation in the voltage boosted mode.
For applications requiring other voltages, see LM137
datasheet.
Features
n Thermal, short circuit and safe area protection
n High ripple rejection
n 1.5A output current
n 4% tolerance on preset output voltage
Connection Diagrams Typical Applications
*Required if regulator is separated from filter capacitor by
more than 3". For value given, capacitor must be solid
tantalum. 25µF aluminum electrolytic may be substituted.
†Required for stability. For value given, capacitor must be
solid tantalum. 25µF aluminum electrolytic may be substi-
tuted. Values given may be increased without limit.
For output capacitance in excess of 100µF, a high current
diode from input to output (1N4001, etc.) will protect the




Order Number LM7905CT, LM7912CT or LM7915CT
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Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Input Voltage
(Vo = −5V) −25V
(Vo = −12V and −15V) −35V
Input-Output Differential
(Vo = −5V) 25V
(Vo = −12V and −15V) 30V
Power Dissipation (Note 2) Internally Limited
Operating Junction Temperature Range 0˚C to +125˚C
Storage Temperature Range −65˚C to +150˚C
Lead Temperature (Soldering, 10 sec.) 230˚C
Electrical Characteristics
Conditions unless otherwise noted: IOUT = 500mA, CIN = 2.2µF, COUT = 1µF, 0˚C ≤ TJ ≤ +125˚C, Power Dissipation ≤ 1.5W.
Part Number LM7905C Units
Output Voltage −5V
Input Voltage (unless otherwise specified) −10V
Symbol Parameter Conditions Min Typ Max
VO Output Voltage TJ = 25˚C −4.8 −5.0 −5.2 V
5mA ≤ IOUT ≤ 1A, −4.75 −5.25 V
P ≤ 15W (−20 ≤ VIN ≤ −7) V
∆VO Line Regulation TJ = 25˚C, (Note 3) 8 50 mV
(−25 ≤ VIN ≤ −7) V
2 15 mV
(−12 ≤ VIN ≤ −8) V
∆VO Load Regulation TJ = 25˚C, (Note 3)
5mA ≤ IOUT ≤ 1.5A 15 100 mV
250mA ≤ IOUT ≤ 750mA 5 50 mV
IQ Quiescent Current TJ = 25˚C 1 2 mA
∆IQ Quiescent Current With Line 0.5 mA
Change (−25 ≤ VIN ≤ −7) V
With Load, 5mA ≤ IOUT ≤ 1A 0.5 mA
Vn Output Noise Voltage TA = 25˚C, 10Hz ≤ f ≤ 100Hz 125 µV
Ripple Rejection f = 120Hz 54 66 dB
(−18 ≤ VIN ≤ −8) V
Dropout Voltage TJ = 25˚C, IOUT = 1A 1.1 V
IOMAX Peak Output Current TJ = 25˚C 2.2 A
Average Temperature IOUT = 5mA, 0.4 mV/˚C
Coefficient of 0 C ≤ TJ ≤ 100˚C
Output Voltage
Electrical Characteristics
Conditions unless otherwise noted: IOUT = 500mA, CIN = 2.2µF, COUT = 1µF, 0˚C ≤ TJ ≤ +125˚C, Power Dissipation ≤ 1.5W.
Part Number LM7912C LM7915C Units
Output Voltage −12V −15V
Input Voltage (unless otherwise specified) −19V −23V
Symbol Parameter Conditions Min Typ Max Min Typ Max
VO Output Voltage TJ = 25˚C −11.5 −12.0 −12.5 −14.4 −15.0 −15.6 V
5mA ≤ IOUT ≤ 1A, −11.4 −12.6 −14.25 −15.75 V
P ≤ 15W (−27 ≤ VIN ≤ −14.5) (−30 ≤ VIN ≤ −17.5) V
∆VO Line Regulation TJ = 25˚C, (Note 3) 5 80 5 100 mV
(−30 ≤ VIN ≤ −14.5) (−30 ≤ VIN≤ −17.5) V
3 30 3 50 mV
(−22 ≤ VIN ≤ −16) (−26 ≤ VIN ≤−20) V











Conditions unless otherwise noted: IOUT = 500mA, CIN = 2.2µF, COUT = 1µF, 0˚C ≤ TJ ≤ +125˚C, Power Dissipation ≤ 1.5W.
Part Number LM7912C LM7915C Units
Output Voltage −12V −15V
Input Voltage (unless otherwise specified) −19V −23V
Symbol Parameter Conditions Min Typ Max Min Typ Max
5mA ≤ IOUT ≤ 1.5A 15 200 15 200 mV
250mA ≤ IOUT ≤ 750mA 5 75 5 75 mV
IQ Quiescent Current TJ = 25˚C 1.5 3 1.5 3 mA
∆IQ Quiescent Current With Line 0.5 0.5 mA
Change (−30 ≤ VIN ≤ −14.5) (−30 ≤VIN ≤ −17.5) V
With Load, 5mA ≤ IOUT ≤ 1A 0.5 0.5 mA
Vn Output Noise Voltage TA = 25˚C, 10Hz ≤ f ≤ 100Hz 300 375 µV
Ripple Rejection f = 120 Hz 54 70 54 70 dB
(−25 ≤ VIN ≤ −15) (−30 ≤ VIN≤ −17.5) V
Dropout Voltage TJ = 25˚C, IOUT = 1A 1.1 1.1 V
IOMAX Peak Output Current TJ = 25˚C 2.2 2.2 A
Average Temperature IOUT = 5mA, −0.8 −1.0 mV/˚C
Coefficient of 0 C ≤ TJ ≤ 100˚C
Output Voltage
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
intended to be functional, but do not guarantee Specific Performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: Refer to Typical Performance Characteristics and Design Considerations for details.
Note 3: Regulation is measured at a constant junction temperature by pulse testing with a low duty cycle. Changes in output voltage due to heating effects must
be taken into account.
Design Considerations
The LM79XX fixed voltage regulator series has thermal
overload protection from excessive power dissipation, inter-
nal short circuit protection which limits the circuit’s maximum
current, and output transistor safe-area compensation for
reducing the output current as the voltage across the pass
transistor is increased.
Although the internal power dissipation is limited, the junc-
tion temperature must be kept below the maximum specified
temperature (125˚C) in order to meet data sheet specifica-
tions. To calculate the maximum junction temperature or
heat sink required, the following thermal resistance values
should be used:
Typ Max Typ Max
Package θJC θJC θJA θJA
˚C/W ˚C/W ˚C/W ˚C/W
TO-220 3.0 5.0 60 40
Solving for TJ:
TJ = TA + PD (θJC + θCA) or
= TA + PDθJA (without heat sink)
Where:
TJ = Junction Temperature
TA = Ambient Temperature
PD = Power Dissipation
θJA = Junction-to-Ambient Thermal Resistance
θJC = Junction-to-Case Thermal Resistance
θCA = Case-to-Ambient Thermal Resistance
θCS = Case-to-Heat Sink Thermal Resistance








Bypass capacitors are necessary for stable operation of the
LM79XX series of regulators over the input voltage and
output current ranges. Output bypass capacitors will improve
the transient response by the regulator.
The bypass capacitors, (2.2µF on the input, 1.0µF on the
output) should be ceramic or solid tantalum which have good
high frequency characteristics. If aluminum electrolytics are
used, their values should be 10µF or larger. The bypass
capacitors should be mounted with the shortest leads, and if
possible, directly across the regulator terminals.
High Stability 1 Amp Regulator
DS007340-5
Load and line regulation < 0.01% temperature stability ≤ 0.2%
†Determine Zener current
††Solid tantalum













Light Controller Using Silicon Photo Cell
DS007340-8
*Lamp brightness increase until iI= iQ (≈ 1 mA) + 5V/R1.
†Necessary only if raw supply filter capacitor is more that 2" from LM7905CT
High-Sensitivity Light Controller
DS007340-9
*Lamp brightness increases until ii = 5V/R1 (Ii can be set as low as 1 µA)
†Necessary only if raw supply filter capacitor is more that 2" from LM7905
Variable Output
DS007340-2
*Improves transient response and ripple rejection. Do not increase beyond 50 µF.











±15V, 1 Amp Tracking Regulators
DS007340-1
(-15) (+15)
Load Regulation at ∆IL = 1A 40mV 2mV
Output Ripple, CIN = 3000µF, IL = 1A 100 µVms 100 µVms
Temperature Stability 50mV 50mV
Output Noise 10Hz ≤ f ≤ 10kHz 150 µVms 150 µVms
*Resistor tolerance of R4 and R5 determine matching of (+) and (−) outputs.



















































Physical Dimensions inches (millimeters) unless otherwise noted
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of








Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171












TO-220 Outline Package (T)
Order Number LM7905CT, LM7912CT or LM7915CT











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
MAX232, MAX232I
DUAL EIA-232 DRIVERS/RECEIVERS
SLLS047I – FEBRUARY 1989 – REVISED OCTOBER 2002
1POST OFFICE BOX 655303 •  DALLAS, TEXAS 75265
  Meet or Exceed TIA/EIA-232-F and ITU
Recommendation V.28
  Operate With Single 5-V Power Supply
  Operate Up to 120 kbit/s
  Two Drivers and Two Receivers
  ±30-V Input Levels
  Low Supply Current . . . 8 mA Typical
  Designed to be Interchangeable With
Maxim MAX232
  ESD Protection Exceeds JESD 22







     
description/ordering information
The MAX232 is a dual driver/receiver that includes a capacitive voltage generator to supply EIA-232 voltage
levels from a single 5-V supply. Each receiver converts EIA-232 inputs to 5-V TTL/CMOS levels. These
receivers have a typical threshold of 1.3 V and a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each
driver converts TTL/CMOS input levels into EIA-232 levels. The driver, receiver, and voltage-generator


















Tape and reel MAX232DWR
SOP (NS) Tape and reel MAX232NSR MAX232










Tape and reel MAX232IDWR
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright   2002, Texas Instruments IncorporatedPRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

































MAX232 . . . D, DW, N, OR NS PACKAGE
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H = high level, L = low
level
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absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Input supply voltage range, VCC (see Note 1) –0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Positive output supply voltage range, VS+ VCC – 0.3 V to 15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Negative output supply voltage range, VS– –0.3 V to –15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Input voltage range, VI: Driver –0.3 V to VCC + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Receiver ±30 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Output voltage range, VO: T1OUT, T2OUT VS– – 0.3 V to VS+ + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
R1OUT, R2OUT –0.3 V to VCC + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Short-circuit duration: T1OUT, T2OUT Unlimited. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Package thermal impedance, θJA (see Note 2): D package 73°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DW package 57°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
N package 67°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
NS package 64°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds   260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Storage temperature range, Tstg  –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions
MIN NOM MAX UNIT
VCC Supply voltage 4.5 5 5.5 V
VIH High-level input voltage (T1IN,T2IN) 2 V
VIL Low-level  input voltage (T1IN, T2IN) 0.8 V
R1IN, R2IN Receiver input voltage ±30 V
TA Operating free air temperature
MAX232 0 70
°C -  
MAX232I –40 85
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Note 3 and Figure 4)
PARAMETER TEST CONDITIONS MIN TYP‡ MAX UNIT
ICC Supply current




‡ All typical values are at VCC = 5 V and TA = 25°C.
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
MAX232, MAX232I
DUAL EIA-232 DRIVERS/RECEIVERS
SLLS047I – FEBRUARY 1989 – REVISED OCTOBER 2002
4 POST OFFICE BOX 655303 •  DALLAS, TEXAS 75265
DRIVER SECTION
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature range (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT
VOH High-level output voltage T1OUT, T2OUT RL = 3 kΩ to GND 5 7 V
VOL Low-level output voltage‡ T1OUT, T2OUT RL = 3 kΩ to GND –7 –5 V
ro Output resistance T1OUT, T2OUT VS+ = VS– = 0, VO = ±2 V 300 Ω
IOS§ Short-circuit output current T1OUT, T2OUT VCC = 5.5 V, VO = 0 ±10 mA
IIS Short-circuit input  current T1IN, T2IN VI = 0 200 µA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage
levels only.
§ Not more than one output should be shorted at a time.
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
switching characteristics, VCC = 5 V, TA = 25°C (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SR Driver slew rate
RL = 3 kΩ to 7 kΩ,
See Figure 2
30 V/µs
SR(t) Driver transition region slew rate See Figure 3 3 V/µs
Data rate One TOUT switching 120 kbit/s
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
RECEIVER SECTION
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature range (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT
VOH High-level output voltage R1OUT, R2OUT IOH = –1 mA 3.5 V








R1IN, R2IN VCC = 5 V, TA = 25°C 0.8 1.2 V
Vhys Input hysteresis voltage R1IN, R2IN VCC = 5 V 0.2 0.5 1 V
ri Receiver input resistance R1IN, R2IN VCC = 5, TA = 25°C 3 5 7 kΩ
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage
levels only.
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
switching characteristics, VCC = 5 V, TA = 25°C (see Note 3 and Figure 1)
PARAMETER TYP UNIT
tPLH(R) Receiver propagation delay time, low- to high-level output 500 ns
tPHL(R) Receiver propagation delay time, high- to low-level output 500 ns
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
MAX232, MAX232I
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RL = 1.3 kΩ
See Note C





















NOTES: A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.
B. CL includes probe and jig capacitance.




Figure 1. Receiver Test Circuit and Waveforms for tPHL and tPLH Measurements
MAX232, MAX232I
DUAL EIA-232 DRIVERS/RECEIVERS
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6 POST OFFICE BOX 655303 •  DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
T1IN or T2IN T1OUT or T2OUT



























0.8 (VOH – VOL)
tTLH
or
0.8 (VOL – VOH)
tTHL
NOTES: A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.






















≤10 ns ≤10 ns
TEST CIRCUIT






SR   6 VtTHL or tTLH
NOTE A:  The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.
Figure 3. Test Circuit and Waveforms for tTHL and tTLH Measurements (20-µs Input)
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From CMOS or TTL
To CMOS or TTL







† C3 can be connected to VCC or GND.
Figure 4. Typical Operating Circuit
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The MAX1165/MAX1166 16-bit, low-power, successive-
approximation analog-to-digital converters (ADCs) fea-
ture automatic power-down, factory-trimmed internal
clock, and a 16-bit wide (MAX1165) or byte wide
(MAX1166) parallel interface. The devices operate from
a single +4.75V to +5.25V analog supply and a +2.7V
to +5.25V digital supply.
The MAX1165/MAX1166 use an internal 4.096V refer-
ence or an external reference. The MAX1165/MAX1166
consume only 1.8mA at a sampling rate of 165ksps with
external reference and 2.7mA with internal reference.
AutoShutdown™ reduces supply current to 0.1mA at
10ksps. 
The MAX1165/MAX1166 are ideal for high-perfor-
mance, battery-powered, data-acquisition applications.
Excellent dynamic performance and low power con-
sumption in a small package make the MAX1165/
MAX1166 ideal for circuits with demanding power con-
sumption and space requirements.
The 16-bit wide MAX1165 is available in a 28-pin
TSSOP package and the byte wide MAX1166 is avail-
able in a 20-pin TSSOP package. Both devices are
available in either the 0°C to +70°C commercial, or the 
-40°C to +85°C extended temperature range.










 16-Bit Wide (MAX1165) and Byte Wide (MAX1166)
Parallel Interface 
 High Speed: 165ksps Sample Rate
 Accurate: ±2LSB INL, 16 Bit No Missing Codes
 4.096V, 35ppm/°C Internal Reference
 External Reference Range: +3.8V to +5.25V
 Single +4.75V to +5.25V Analog Supply Voltage
 +2.7V to +5.25V Digital Supply Voltage
 Low Supply Current 
1.8mA (External Reference)
2.7mA (Internal Reference)
0.1µA (10ksps, External Reference)
 Small Footprint
28-Pin TSSOP Package (16-Bit Wide)
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with Parallel Interface


















19-2551; Rev 0; 6/02
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Pin Configurations appear at end of data sheet.
Functional Diagram appears at end of data sheet.
 PART  TEMP RANGE  PIN-PACKAGE  INL
 MAX1165ACUI*  0°C to +70°C  28 TSSOP  ±2
 MAX1165BCUI  0°C to +70°C  28 TSSOP  ±2
 MAX1165CCUI  0°C to +70°C  28 TSSOP  ±4
 MAX1165AEUI*  -40°C to +85°C  28 TSSOP  ±2
 MAX1165BEUI*  -40°C to +85°C  28 TSSOP  ±2
 MAX1165CEUI*  -40°C to +85°C  28 TSSOP  ±4
*Future product—contact factory for availability.




















(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
AVDD to AGND .........................................................-0.3V to +6V
DVDD to DGND ........................................-0.3V to (AVDD + 0.3V)
AGND to DGND.....................................................-0.3V to +0.3V
AIN, REF, REFADJ to AGND....................-0.3V to (AVDD + 0.3V)
CS, HBEN, R/C, RESET to DGND ............................-0.3V to +6V
Digital Output (D15–D0, EOC) 
to DGND ..............................................-0.3V to (DVDD + 0.3V)
Maximum Continuous Current Into Any Pin ........................50mA
Continuous Power Dissipation (TA = +70°C)
20-Pin TSSOP (derate 10.9mW/°C above+70°C) ........879mW 
28-Pin TSSOP (derate 12.8mW/°C above +70°C) .....1026mW
Operating Temperature Ranges
MAX116_ _CU_...................................................0°C to +70°C
MAX116_ _EU_ ................................................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Junction Temperature ......................................................+150°C
Lead Temperature (soldering, 10s) .................................+300°C
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
DC ACCURACY








MAX116_A ±1No missing codes
over temperature MAX116_B -1 ±1.5Differential Nonlinearity DNL
MAX116_C ±2
LSB




Internal reference 0.7 LSBRMS
Offset Error 0.05 1 mV
Gain Error (Note 2) ±0.002 ±0.02 %FSR
Offset Drift 0.6 ppm/°C
Gain Drift 0.2 ppm/°C
DYNAMIC PERFORMANCE (fIN(SINE-WAVE) = 1kHz, VIN = 4.096VP-P, 165ksps)
Signal-to-Noise Plus Distortion SINAD 86 90 dB
Signal-to-Noise Ratio SNR 87 90 dB
Total Harmonic Distortion THD -102 -90 dB
Spurious-Free Dynamic Range SFDR 92 105 dB
Full-Power Bandwidth -3dB point 4 MHz
Full-Linear Bandwidth SINAD > 81dB 33 kHz
CONVERSION RATE
Sample Rate fSAMPLE 165 ksps
Aperture Delay 27 ns
Aperture Jitter <100 ps
ANALOG INPUT
Input Range VAIN 0 VREF V



















(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
INTERNAL REFERENCE
REF Output Voltage VREF 4.056 4.096 4.136 V
REF Output Tempco TCREF ±25 ppm/°C
REF Short-Circuit Current IREFSC ±10 mA
Capacitive Bypass at REFADJ CREFADJ 0.1 µF
Capacitive Bypass at REF CREF 1 µF
REFADJ Input Leakage Current IREFADJ 20 µA
EXTERNAL REFERENCE






REF Input Voltage Range Internal reference disabled 3.8 AVDD V
VREF = +4.096V, fSAMPLE = 165ksps 50 120












Input Leakage Current IIN VIH = 0 or DVDD ±0.1 ±1 µA
Input Hysteresis VHYST 0.1 V
Input Capacitance CIN 15 pF
Output High Voltage VOH





Output Low Voltage VOL
ISINK = 1.6mA, DVDD = +2.7V to +5.25V,
AVDD = +5.25V
0.4 V
Three-State Leakage Current IOZ D0–D15 ±0.1 ±10 µA
Three-State Output Capacitance COZ 15 pF
POWER REQUIREMENTS
Analog Supply Voltage AVDD 4.75 5.25 V



























Low-Power, 16-Bit Analog-to-Digital Converter
with Parallel Interface
4 _______________________________________________________________________________________
Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have
been removed.
Note 2: Offset nulled.
Note 3: Shutdown supply currents are typically 0.5µA, maximum specification is limited by automated test equipment. 
Note 4: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply.
Note 5: To ensure best performance, finish reading the data and wait tBR before starting a new acquisition.
ELECTRICAL CHARACTERISTICS (continued)
(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)











IAVDD 1.0 1.2 mAShutdown Supply Current ISHDN




Power-Supply Rejection Ratio PSRR AVDD = +5V ±5%, full-scale input (Note 4) 68 dB
TIMING CHARACTERISTICS (Figures 1 and 2)
(AVDD = +4.75V to +5.25V, DVDD = +2.7V to AVDD, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, CLOAD = 20pF,
TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Acquisition Time tACQ 1.1
Conversion Time tCONV 4.7
µs
CS Pulse Width High tCSH (Note 5) 40 ns
VDVDD = 4.75V to 5.25V 40
CS Pulse Width Low (Note 5) tCSL
VDVDD = 2.7V to 5.25V 60
ns
R/C to CS Fall Setup Time tDS 0 ns
VDVDD = 4.75V to 5.25V 40
R/C to CS Fall Hold Time tDH
VDVDD = 2.7V to 5.25V 60
ns
VDVDD = 4.75V to 5.25V 40
CS to Output Data Valid tDO
VDVDD = 2.7V to 5.25V 80
ns
VDVDD = 4.75V to 5.25V 40HBEN Transition to Output Data
Valid (MAX1166 Only)
tDO1
VDVDD = 2.7V to 5.25V 80
ns
EOC Fall to CS Fall tDV 0 ns
VDVDD = 4.75V to 5.25V 40
CS Rise to EOC Rise tEOC
VDVDD = 2.7V to 5.25V 80
ns
VDVDD = 4.75V to 5.25V 40
Bus Relinquish Time (Note 5) tBR
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SAMPLE RATE = 165ksps





































































































































































SAMPLE RATE = 165ksps
Typical Operating Characteristics (continued)






























































































































































MAX1165 MAX1166 MAX1165 MAX1166
FUNCTION
1 1 D8 D4/D12 Three-State Digital Data Output
2 2 D9 D5/D13 Three-State Digital Data Output
3 3 D10 D6/D14 Three-State Digital Data Output
4 4 D11 D7/D15 Three-State Digital Data Output. D15 is the MSB.
5 — D12 — Three-State Digital Data Output
6 — D13 — Three-State Digital Data Output
7 — D14 — Three-State Digital Data Output
8 — D15 — Three-State Digital Data Output (MSB)
9 5 R/C
Read/Convert Input. Power up and put the MAX1165/MAX1166 in acquisition mode
by holding R/C low during the first falling edge of CS. During the second falling
edge of CS, the level on R/C determines whether the reference and reference
buffer power down or remain on after conversion. Set R/C high during the second
falling edge of CS to power down the reference and buffer, or set R/C low to leave
the reference and buffer powered up. Set R/C high during the third falling edge of
CS to put valid data on the bus.
10 6 EOC End of Conversion. EOC drives low when conversion is complete.
11 7 AVDD Analog Supply Input. Bypass with a 0.1µF capacitor to AGND.
12 8 AGND Analog Ground. Primary analog ground (star ground).
13 9 AIN Analog Input
14 10 AGND
Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8
(MAX1166).
15 11 REFADJ
Refer ence Buffer Outp ut. Byp ass RE FAD J w i th a 0.1µF cap aci tor to AG N D for i nter nal 
r efer ence m od e. C onnect RE FAD J to AV D D  to sel ect exter nal r efer ence m od e.
16 12 REF
Reference Input/Output. Bypass REF with a 4.7µF capacitor to AGND for internal
reference mode. External reference input when in external reference mode.
17 — RESET Reset Input. Logic high resets the device.
— 13 HBEN
High-Byte Enable Input. Used to multiplex the 14-bit conversion result:
1: Most significant byte available on the data bus.
0: Least significant byte available on the data bus.
18 14 CS
Convert Start. The first falling edge of CS powers up the device and enables
acquire mode when R/C is low. The second falling edge of CS starts conversion.
The third falling edge of CS loads the result onto the bus when R/C is high.
19 15 DGND Digital Ground
20 16 DVDD Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND.
21 17 D0 D0/D8 Three-State Digital Data Output
22 18 D1 D1/D9 Three-State Digital Data Output
23 19 D2 D2/D10 Three-State Digital Data Output
24 20 D3 D3/D11 Three-State Digital Data Output
25 — D4 — Three-State Digital Data Output
26 — D5 — Three-State Digital Data Output
27 — D6 — Three-State Digital Data Output




















The MAX1165/MAX1166 use a successive-approxima-
tion (SAR) conversion technique with an inherent track-
and-hold (T/H) stage to convert an analog input into a
16-bit digital output. Parallel outputs provide a high-
speed interface to most microprocessors (µPs). The
Functional Diagram shows a simplified internal archi-
tecture of the MAX1165/MAX1166. Figure 3 shows a
typical application circuit for the MAX1166.
Analog Input
The equivalent input circuit is shown in Figure 4. A
switched capacitor digital-to-analog converter (DAC)
provides an inherent T/H function. The single-ended
input is connected between AIN and AGND.
Input Bandwidth
The ADC’s input-tracking circuitry has a 4MHz small-
signal bandwidth, so it is possible to digitize high-
speed transient events and measure periodic signals
with bandwidths exceeding the ADC’s sampling rate by
using undersampling techniques. To avoid aliasing of
unwanted high-frequency signals into the frequency
band of interest, use anti-alias filtering.
Analog Input Protection
Internal protection diodes, which clamp the analog
input to AVDD and/or AGND, allow the input to swing
from AGND - 0.3V to AVDD + 0.3V, without damaging
the device.
If the analog input exceeds 300mV beyond the sup-







a) HIGH-Z TO VOH, VOL TO VOH, 
AND VOH TO HIGH-Z
b) HIGH-Z TO VOL, VOH TO VOL,
AND VOL TO HIGH-Z
1mA






















*HBEN AND BYTE-WIDE DATA BUS
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Track and Hold (T/H)
In track mode, the analog signal is acquired on the inter-
nal hold capacitor. In hold mode, the T/H switches open
and the capacitive DAC samples the analog input.
During the acquisition, the analog input (AIN) charges
capacitor CDAC. The acquisition ends on the second
falling edge of CS. At this instant, the T/H switches
open. The retained charge on CDAC represents a sam-
ple of the input.
In hold mode, the capacitive DAC adjusts during the
remainder of the conversion time to restore node ZERO
to zero within the limits of 16-bit resolution. Force CS low
to put valid data on the bus at the end of the conversion.
The time required for the T/H to acquire an input signal
is a function of how quickly its input capacitance is
charged. If the input signal’s source impedance is high,
the acquisition time lengthens and more time must be
allowed between conversions. The acquisition time
(tACQ) is the maximum time the device takes to acquire
the signal. Use the following formula to calculate acqui-
sition time:
tACQ = 11 (RS + RIN) ✕ 35pF
where RIN = 800Ω, RS = the input signal’s source
impedance, and tACQ is never less than 1.1µs. A
source impedance less than 1kΩ does not significantly
affect the ADC’s performance.
To improve the input signal bandwidth under AC condi-
tions, drive AIN with a wideband buffer (>4MHz) that
can drive the ADC’s input capacitance and settle
quickly.
Power-Down Modes
Select standby mode or shutdown mode with the R/C
bit during the second falling edge of CS (see the
Selecting Standby or Shutdown Mode section). The
MAX1165/MAX1166 automatically enter either standby
mode (reference and buffer on) or shutdown (reference
and buffer off) after each conversion depending on the
status of R/C during the second falling edge of CS.
Internal Clock
The MAX1165/MAX1166 generate an internal conver-
sion clock. This frees the microprocessor from the bur-
den of running the SAR conversion clock. Total
conversion time after entering hold mode (second




CS and R/C control acquisition and conversion in the
MAX1165/MAX1166 (Figure 2). The first falling edge of
CS powers up the device and puts it in acquire mode if
R/C is low. The convert start is ignored if R/C is high.
The MAX1165/MAX1166 need at least 10ms
(CREFADJ = 0.1µF, CREF = 4.7µF) for the internal refer-
ence to wake up and settle before starting the conver-
sion if powering up from shutdown. The ADC can wake
up, from shutdown, to an unknown state. Put the ADC
in a known state by completing one “dummy” conver-
sion. The MAX1165/MAX1166 are in a known state,
ready for actual data acquisition, after the completion
of the dummy conversion. A dummy conversion con-
sists of one full conversion cycle.
The MAX1165 provides an alternative reset function to
reset the device (see the RESET section).
MAX1166
0.1µF



































CDAC = 32pF RIN
800Ω















Selecting Standby or Shutdown Mode
The MAX1165/MAX1166 have a selectable standby or
low-power shutdown mode. In standby mode, the
ADC’s internal reference and reference buffer do not
power down between conversions, eliminating the need
to wait for the reference to power up before performing
the next conversion.  Shutdown mode powers down the
reference and reference buffer after completing a con-
version. The reference and reference buffer require a
minimum of 10ms (CREFADJ = 0.1µF, CREF = 4.7µF) to
power up and settle from shutdown.
The state of R/C at the second falling edge of CS
selects which power-down mode the MAX1165/
MAX1166 enter upon conversion completion. Holding
R/C low causes the MAX1165/MAX1166 to enter stand-
by mode. The reference and buffer are left on after the
conversion completes. R/C high causes the MAX1165/
MAX1166 to enter shutdown mode and shut down the
reference and buffer after conversion (Figures 5 and 6).
When using an external reference, set the REF power-
down bit high for lowest current operation.
Standby Mode
While in standby mode, the supply current is reduced
to less than 1mA (typ). The next falling edge of CS with
R/C low causes the MAX1165/MAX1166 to exit standby
mode and begin acquisition. The reference and refer-
ence buffer remain active to allow quick turn-on time.
Standby mode allows significant power savings while
running at the maximum sample rate. 
Shutdown Mode
In shutdown mode, the reference and reference buffer
are shut down between conversions. Shutdown mode
reduces supply current to 0.5µA (typ) immediately after
the conversion. The falling edge of CS with R/C low
causes the reference and buffer to wake up and enter
acquisition mode. To achieve 16-bit accuracy, allow
10ms (CREFADJ = 0.1µF, CREF = 4.7µF) for the internal
reference to wake up.
Internal and External Reference
Internal Reference
The internal reference of the MAX1165/MAX1166 is
internally buffered to provide +4.096V output at REF.
Bypass REF to AGND and REFADJ to AGND with 4.7µF
and 0.1µF, respectively.
Fine adjustments can be made to the internal reference
voltage by sinking or sourcing current at REFADJ. The
input impedance of REFADJ is nominally 5kΩ. The
internal reference voltage is adjustable to ±1.5% with
the circuit of Figure 7.
External Reference
An external reference can be placed at either the input
(REFADJ) or the output (REF) of the MAX1165/
MAX1166s’ internal buffer amplifier. When connecting an



































Figure 7. MAX1165/MAX1166 Reference Adjust Circuit
external reference to REFADJ, the input impedance is
typically 5kΩ. Using the buffered REFADJ input makes
buffering the external reference unnecessary; however,
the internal buffer output must be bypassed at REF with
a 1µF capacitor.
Connect REFADJ to AVDD to disable the internal buffer.
Directly drive REF using an external reference. During
conversion the external reference must be able to drive
100µA of DC load current and have an output imped-
ance of 10Ω or less. REFADJ’s impedance is typically
5kΩ. The DC input impedance of REF is a minimum
40kΩ. 
For optimal performance, buffer the reference through
an op amp and bypass REF with a 1µF capacitor.
Consider the MAX1165/MAX1166s’ equivalent input
noise (38µVRMS) when choosing a reference.
Reading a Conversion Result
EOC is provided to flag the microprocessor when a con-
version is complete. The falling edge of EOC signals
that the data is valid and ready to be output to the bus.
D0–D15 are the parallel outputs of the MAX1165/
MAX1166. These three-state outputs allow for direct
connection to a microcontroller I/O bus. The outputs
remain high-impedance during acquisition and conver-
sion. Data is loaded onto the bus with the third falling
edge of CS with R/C high after tDO. Bringing CS high
forces the output bus back to high impedance. The
MAX1165/MAX1166 then wait for the next falling edge
of CS to start the next conversion cycle (Figure 2).
The MAX1165 loads the conversion result onto a 16-bit
wide data bus while the MAX1166 has a byte-wide out-
put format. HBEN toggles the output between the
most/least significant byte. The least significant byte is
loaded onto the output bus when HBEN is low and the
most significant byte is on the bus when HBEN is high
(Figure 2).
RESET
Toggle RESET with CS high. The next falling edge of CS
begins acquisition. This reset is an alternative to the
dummy conversion explained in the Starting a Conversion
section.
Transfer Function
Figure 8 shows the MAX1165/MAX1166 output transfer
function. The output is coded in standard binary.
Input Buffer
Most applications require an input buffer amplifier to
achieve 16-bit accuracy. If the input signal is multi-
plexed, the input channel should be switched immedi-
ately after acquisition, rather than near the end of or
after a conversion. This allows more time for the input
buffer amplifier to respond to a large step change in
input signal. The input amplifier must have a high
enough slew rate to complete the required output volt-
age change before the beginning of the acquisition
time. At the beginning of acquisition, the internal sam-
pling capacitor array connects to AIN (the amplifier out-
put), causing some output disturbance. Ensure that the
sampled voltage has settled to within the required limits
before the end of the acquisition time. If the frequency
of interest is low, AIN can be bypassed with a large
enough capacitor to charge the internal sampling
capacitor with very little ripple. However, for AC use,
AIN must be driven by a wideband buffer (at least
10MHz), which must be stable with the ADC’s capaci-
tive load (in parallel with any AIN bypass capacitor
used) and also settle quickly. An example of this circuit
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6 Layout, Grounding, and BypassingFor best performance, use printed circuit boards. Do
not run analog and digital lines parallel to each other,
and do not lay out digital signal paths underneath the
ADC package. Use separate analog and digital ground
planes with only one point connecting the two ground
systems (analog and digital) as close to the device as
possible. 
Route digital signals far away from sensitive analog and
reference inputs. If digital lines must cross analog lines,
do so at right angles to minimize coupling digital noise
onto the analog lines. If the analog and digital sections
share the same supply, then isolate the digital and ana-
log supply by connecting them with a low-value (10Ω)
resistor or ferrite bead.
The ADC is sensitive to high-frequency noise on the
AVDD supply. Bypass AVDD to AGND with a 0.1µF
capacitor in parallel with a 1µF to 10µF low-ESR capaci-
tor with the smallest capacitor closest to the device.
Keep capacitor leads short to minimize stray inductance.
Definitions
Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values
on an actual transfer function from a straight line. This
straight line can be either a best-straight-line fit or a line
drawn between the end points of the transfer function,
once offset and gain errors have been nullified. The
static linearity parameters for the MAX1165/MAX1166
are measured using the end-point method.
Differential Nonlinearity
Differential nonlinearity (DNL) is the difference between
an actual step width and the ideal value of 1 LSB. A
DNL error specification of ±1 LSB guarantees no miss-
ing codes and a monotonic transfer function.
Aperture Jitter and Delay
Aperture jitter is the sample-to-sample variation in the
time between samples. Aperture delay is the time
between the rising edge of the sampling clock and the
instant when the actual sample is taken.
Signal-to-Noise Ratio
For a waveform perfectly reconstructed from digital
samples, signal-to-noise ratio (SNR) is the ratio of the
full-scale analog input (RMS value) to the RMS quanti-
zation error (residual error). The ideal, theoretical mini-
mum analog-to-digital noise is caused by quantization 
noise error only and results directly from the ADC’s res-
olution (N bits): 
SNR = (6.02 ✕ N + 1.76)dB
where N = 16 bits.
In reality, there are other noise sources besides quanti-
zation noise: thermal noise, reference noise, clock jitter,
etc. SNR is computed by taking the ratio of the RMS
signal to the RMS noise, which includes all spectral
components minus the fundamental, the first five har-
monics, and the DC offset.
Signal-to-Noise Plus Distortion
Signal-to-noise plus distortion (SINAD) is the ratio of the
fundamental input frequency’s RMS amplitude to the
RMS equivalent of all the other ADC output signals:
Effective Number of Bits
Effective number of bits (ENOB) indicates the global
accuracy of an ADC at a specific input frequency and
sampling rate. An ideal ADC’s error consists of quanti-
zation noise only. With an input range equal to the full-
scale range of the ADC, calculate the effective number
of bits as follows:
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the RMS
sum of the first five harmonics of the input signal to the
fundamental itself. This is expressed as:
where V1 is the fundamental amplitude and V2 through
V5 are the 2nd- through 5th-order harmonics.
Spurious-Free Dynamic Range
Spurious-free dynamic range (SFDR) is the ratio of the
RMS amplitude of the fundamental (maximum signal
component) to the RMS value of the next largest fre-
quency component.
THD




































































































* BYTE WIDE (MAX1166 ONLY)






 PART  TEMP RANGE  PIN-PACKAGE  INL
 MAX1166ACUP*  0°C to +70°C  20 TSSOP  ±2
 MAX1166BCUP  0°C to +70°C  20 TSSOP  ±2
 MAX1166CCUP  0°C to +70°C  20 TSSOP  ±4
 MAX1166AEUP*  -40°C to +85°C  20 TSSOP  ±2
 MAX1166BEUP*  -40°C to +85°C  20 TSSOP  ±2
 MAX1166CEUP*  -40°C to +85°C  20 TSSOP  ±4
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This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800.
For small orders, phone 1-800-835-8769.
General Description
The MAX4621/MAX4622/MAX4623 are precision, dual,
high-speed analog switches. The single-pole/single-
throw (SPST) MAX4621 and double-pole/single-throw
(DPST) MAX4623 dual switches are normally open
(NO). The single-pole/double-throw (SPDT) MAX4622
has two normally closed (NC) and two NO poles. All
three parts offer low 5Ω on-resistance guaranteed to
match to within 0.5Ω between channels and to remain
flat over the full analog signal range (∆0.5Ω max). They
also offer low leakage (<500pA at +25°C, <5nA at
+85°C) and fast switching times (turn-on time <250ns,
turn-off time <200ns). 
These analog switches are ideal in low-distortion appli-
cations and are the preferred solution over mechanical
relays in automatic test equipment or applications
where current switching is required. They have low
power requirements, use less board space, and are more
reliable than mechanical relays.
The MAX4621/MAX4622/MAX4623 are pin-compatible
replacements for the DG401/DG403/DG405, respective-
ly, offering improved overall performance. These mono-
lithic switches operate from a single positive supply
(+4.5V to +36V) or with bipolar supplies (±4.5V to ±18V)
while retaining CMOS-logic input compatibility. 
Features
♦ Low On-Resistance: 3Ω (typ), 5Ω (max)
♦ Guaranteed RON Match Between Channels 
(0.5Ω max)
♦ Guaranteed Break-Before-Make Operation
(MAX4622)
♦ Guaranteed Off-Channel Leakage <5nA at +85°C
♦ Single-Supply Operation (+4.5V to +36V)
Bipolar-Supply Operation (±4.5V to ±18V)
♦ TTL/CMOS-Logic Compatible
♦ Rail-to-Rail® Analog Signal Handling Capability
♦ Pin Compatible with DG401/DG403/DG405
Applications
Reed Relay Replacement Military Radios
Test Equipment PBX, PABX Systems
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Ordering Information continued at end of data sheet.
Pin Configurations/Functional Diagrams/Truth Tables
Ordering Information


























(V+ = +15V, V- = -15V, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
(Voltages Referenced to GND)
V+ to GND..............................................................-0.3V to +44V
V- to GND ...............................................................+0.3V to -44V
V+ to V-...................................................................-0.3V to +44V
VL to GND.....................................................-0.3V to (V+ + 0.3V)
All Other Pins to GND (Note 1) ........... (V- - 0.3V) to (V+ + 0.3V)
Continuous Current (COM_, NO_, NC_) ........................±100mA
Peak Current (COM_, NO_, NC_)
(pulsed at 1ms, 10% duty cycle) ............................... ±300mA
Continuous Power Dissipation (TA = +70°C)
Narrow SO (derate 8.70mW/°C above +70°C) .............696mW
Narrow DIP (derate 10.53mW/°C above +70°C) ..........842mW
Operating Temperature Ranges
MAX462_C_ _ ......................................................0°C to +70°C
MAX462_E_ _....................................................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C










Note 1: Signals on NO_, NC_, or COM_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maxi-
mum current rating.
TA = +25°CICOM_ = 10mA,




TA = TMIN to TMAX
0.25 0.5TA = +25°CICOM_ = 10mA, 






(Notes 3, 4) TA = TMIN to TMAX
-0.5 0.01 0.5TA = +25°C
0.2 0.5
VNO_ or VNC_ = ±10V,
VCOM_ = –+10V
nA
TA = +25°CICOM_ = 10mA; 










(NO_ or NC_) (Note 6) TA = TMIN to TMAX
-1 0.02 1TA = +25°C
-0.5 0.01 0.5
VCOM_ = ±10V,
VNO_ or VNC_ = –+10V 
or floating
nA
TA = +25°CVCOM_ = ±10V, 









(Note 6) TA = TMIN to TMAX
VINLLogic Input Voltage Low V
2.4 V
0.8
VINHLogic Input Voltage High
VIN_ = 0.8V -0.5 0.001 0.5 µAIINL
Input Current with Input
Voltage Low
VIN_ = 2.4V -0.5 0.001 0.5 µAIINH
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ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)
(V+ = +15V, V- = -15V, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
-0.5 0.001 0.5TA = +25°C
VIN_ = 0 or 5V µA
VCOM_ = ±10V, Figure 3, TA = +25°C
VCOM_ = ±10V, 
Figure 2






TA = TMIN to TMAX
-0.5 0.001 0.5TA = +25°C
VIN_ = 0 or 5V µA
-5 5
ILLogic Supply Current
TA = TMIN to TMAX
5 25












VIN_ = 0 or 5V µA
-5 5
I+Positive Supply Current
TA = TMIN to TMAX
-0.5 0.001 0.5TA = +25°C
VIN_ = 0 or 5V µA
-5 5
IGNDGround Current
TA = TMIN to TMAX
CL = 1.0nF, VGEN = 0, RGEN = 0, Figure 4, 
TA = +25°C
480 pCQCharge Injection
RL = 50Ω, f = 1MHz, Figure 5, TA = +25°CVISOOff-Isolation (Note 7) dB
f = 1MHz, Figure 7, TA = +25°C





TA = TMIN to TMAX
TA = TMIN to TMAX
325
275
f = 1MHz, Figure 7, TA = +25°CCOFFNC_ or NO_ Capacitance pF34
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ELECTRICAL CHARACTERISTICS—Single Supply
(V+ = +12V, V- = 0, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are
TA = +25°C.) (Note 2)
-0.5 0.01 0.5TA = +25°C
0.9 1.3
0.2 0.5
VCOM_ = 1V, 10V;
VNO_ or VNC_ = 10V, 1V
nA











NO_ or NC_ Off-Leakage
Current (Notes 6, 9) TA = TMIN to TMAX
-1 0.02 1TA = +25°C
-0.5 0.01 0.5
VCOM_ = 10V, 1V;
VNO_ or VNC_ = 10V,
1V, or floating
nA
TA = +25°CVCOM_ = 10V, 1V;









(Notes 6, 9) TA = TMIN to TMAX
2.4
-0.5 0.001 0.5 µAIINH
V
0.8
VINHLogic Input Voltage High
Input Current with Input
Voltage High
5.5 8










TA = +25°CICOM_ = 10mA,









VIN_ = 0.8V -0.5 0.001 0.5 µAIINL
Input Current with Input
Voltage Low
Power-Supply Range V4.5 36.0
-0.5 0.001 0.5
VIN_ = 0 or 5VI+Positive Supply Current µA
-5 5
TA = +25°C
TA = TMIN to TMAX
TA = +25°C
TA = TMIN to TMAX
-0.5 0.001 0.5
VIN_ = 0 or 5VILLogic Supply Current µA
-5 5
TA = +25°C
TA = TMIN to TMAX
-0.5 0.001 0.5
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Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used
in this data sheet.
Note 3: Guaranteed by design.
Note 4: ∆RON = RON_MAX - RON_MIN.
Note 5: Flatness is defined as the difference between the maximum and minimum values of on-resistance as measured over the
specified analog signal range.
Note 6: Leakage currents are 100% tested at the maximum-rated hot temperature and guaranteed by correlation at +25°C.
Note 7: Off-isolation = 20log10 [VCOM_ / (VNC_ or VNO_)]. VCOM_ = output, VNC_ or VNO_ = input to off switch.
Note 8: Between any two switches.
Note 9: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.
ELECTRICAL CHARACTERISTICS—Single Supply (continued)
(V+ = +12V, V- = 0, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are
TA = +25°C.) (Note 2)
TA = TMIN to TMAX
RL = 100Ω, CL = 35pF, Figure 3, TA = +25°C
VCOM_ = 10V, Figure 2
TA = TMIN to TMAX
VCOM_ = 10V, Figure 2
TA = +25°C
RL = 50Ω, f = 1MHz, Figure 6VCT
CONDITIONS
10 75






Delay (MAX4622 only) 
(Note 3)





nstONTurn-On Time (Note 3)
UNITSMIN TYP MAXSYMBOLPARAMETER
SWITCH DYNAMIC CHARACTERISTICS
CL = 1.0nF, VGEN = 0, RGEN = 0, Figure 4 45 pCQCharge Injection
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Typical Operating Characteristics
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V+, V- = ±5V
ICOM = 10mA
V+, V- = ±15V
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ON-RESISTANCE vs. VCOM
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Pin Description Applications Information
Operation with Supply Voltages 
Other than ±15V
The MAX4621/MAX4622/MAX4623 switches operate with
±4.5V to ±18V bipolar supplies and a +4.5V to +36V sin-
gle supply. In either case, analog signals ranging from 
V+ to V- can be switched. The Typical Operating
Characteristics graphs show the typical on-resistance
variation with analog signal and supply voltage.
Overvoltage Protection
Proper power-supply sequencing is recommended for all
CMOS devices. It is important not to exceed the absolute
maximum ratings because stresses beyond the listed rat-
ings may cause permanent damage to the devices.
Always sequence V+ on first, followed by VL, V-, and
logic inputs. If power-supply sequencing is not possible,
add two small signal diodes in series with the supply pins
and a Schottky diode between V+ and VL (Figure 1).
Adding diodes reduces the analog signal range to 1V
below V+ and 1V above V-, but low switch resistance and
low leakage characteristics are unaffected. The differ-





Not internally connected2, 7






Not internally connected2, 7


























































4, 5, 9, 16
VL Logic Supply-Voltage Input12
IN2, IN1 Digital Logic Inputs10, 15

















































LOGIC INPUT WAVEFORM IS INVERTED FOR

















    FOR tON
VCOM = -10V
    FOR tOFF
FOR LOAD CONDITIONS, SEE Electrical Characteristics.









































































Figure 2. Switching-Time Test Circuit
Figure 3. MAX4622 Break-Before-Make Test Circuit









































































































Figure 6. Crosstalk Test Circuit
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Ordering Information (continued) Chip Information
PART
MAX4621ESE








MAX4622CPE 0°C to +70°C
0°C to +70°C 16 Narrow SO
16 Plastic DIP
MAX4622EPE -40°C to +85°C 16 Plastic DIP
MAX4623CSE 0°C to +70°C 16 Narrow SO
MAX4623CPE 0°C to +70°C 16 Plastic DIP








MAX4622ESE -40°C to +85°C 16 Narrow SO
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Flags Used from Bit Addressable Ram - Communications Microcontroller 
 
Flags Used from Bit Addressable Ram - Communications Microcontroller 





00H Set after first reading is stored as a reference value 
01H 
Set when the last cycle, for the high register for the number of bars, 
are to be run 
02H Indicates that the system was paused  
03H Indicates to the “Wait for reading signal” loop that an error occurred 
04H 
Indicates to Reading Sub that the system is in manual mode & the 
Communications Microcontroller must not try to communicate with 
the Automation Microcontroller 
05H 
Indicates to the Reading subroutine that multiple readings are being 
taken and therefore the Communications Microcontroller must not try 




Flags Used from Bit Addressable Ram - Automation Microcontroller 
 
Flags Used from Bit Addressable Ram - Automation Microcontroller 





00H  FOR 3
rd
 BAR PROCESS 
01H  FOR 3
rd
 BAR PROCESS 
02H  FOR 3
rd
 BAR PROCESS 
03H  FOR TIMER CYCLE COMPLETE – INDICATES ERROR1 
04H  FLAG - EXTERNAL INTERRUPT 1 
05H  TAKE TIMER READING ON 3
RD
 BAR IN EX1ISR 
06H  ON 1
ST
 LOWERING OF DETECTION UNIT. 
07H  FOR TIMER CYCLE COMPLETE – INDICATES ERROR2 
08H  EXTERNAL INTERRUPT 0 
09H To Indicate Pause has been entered 
0AH To indicate to the Error 4 subroutine that Error 2 has occurred 
0BH To indicate to Error 2 subroutine  that Error 4 has occurred 
0CH 
To Indicate to External Interrupt 0 that Run_Up subroutine was running 
when interrupted, and the timer value must not be logged. 
0DH 
To indicate that error3 occurred and if there is a Run up error (error4) 
It must be ignored, so that power down is entered 
0EH 
Set in ERROR READING PROCEDURE Subroutine to indicate to 
EX0 that interrupt was triggered in this subroutine, and must be 
ignored. 
 
Flag 06H was used because a stored value was reloaded for both the up and down 
count. On the first down count there is no stored value, so this flag is not set, and the 
10s default value is loaded. But now a value is stored on the down count and reloaded 





Input / Output Port Utilization - Communications Microcontroller  – Communication & Signaling 
 
Input / Output Port Utilization - Communications Microcontroller  – Communication & Signaling 
Input / Output Port Utilization 
Communications Microcontroller  – Communication & Signaling 
 
Communications Microcontroller (CM) – Communication & Signaling 
 
Port Number Utilization 
Port 0 
P0.0      (39) O – Start / Analogue Switch on ADC line  
P0.1      (38) O – End  
P0.2      (37) I – Over-voltage Detection on the ADC In line  
P0.3      (36) O – Take Reading (Manual)   
P0.4      (35) O – Continue After Reading (Manual) & Communication with AM 
P0.5      (34) O – Emergency Stop from GUI 
P0.6      (33) O – Automatic / Manual Toggle To u2 0 = MAN, 1 =AUTO 
P0.7      (32) O – Continue After Reading (Automatic) 
Port 1 
P1.0       (1) I – A to D line  
P1.1       (2) I – A to D line  
P1.2       (3) I – A to D line 
P1.3       (4) I – A to D line 
P1.4       (5) I – A to D line 
P1.5       (6) I – A to D line 
P1.6       (7) I – A to D line 
P1.7       (8) I – A to D line 
Port 2 
P2.0      (21) O – ADC R/C pin 
P2.1      (22) I –  ADC Waits for Low pulse from EOC – conversion complete 
P2.2      (23) I – Take Reading (Automatic) & Communication with AM 
P2.3      (24) I – Increment No. Of Bars 
P2.4      (25) I – Error 1 – Pair Not Detected. 
P2.5      (26) I – Error 2 – Test Probes Not Lowered. 
P2.6      (27) I – Error 3 – Current On-Time Exceeded. 
P2.7      (28) O – Not Last Pair 
Port 3 
P3.0      (10) Serial Communication 
P3.1      (11) Serial Communication 
P3.2      (12) 
I – External Interrupt 0 – All Error Inputs Connected here as well/ 
manual emergency stop & Safety Interlocks connected to AM P1.5 
as well. 
P3.3      (13) O – ADC HBEN pin 
P3.4      (14) I – Error 4 – Test Probes Not Raised 
P3.5      (15) O – ADC CS pin 
P3.6      (16) I – Take Manual Reading Switch  
P3.7      (17) 




Input / Output Port Utilization - Automation Microcontroller  – Automation Control 
Input / Output Port Utilization - Automation Microcontroller  – Automation Control 
Input / Output Port Utilization 
Automation Microcontroller  – Automation Control 
 
Automation Microcontroller  (AM) – Automation Control 
 
Port Number Utilization 
Port 0 
P0.0      (39) O – Take Reading (Automatic) 
P0.1      (38) O – Increment No. Of Bars 
P0.2      (37) O – Detection Unit Motor (Up) 
P0.3      (36) O – Detection Unit Motor (Down) 
P0.4      (35) O – Armature Drive Motor 
P0.5      (34) O – Set to clear D-FF on test detection signal (connected to CLR) 
P0.6      (33)  
P0.7      (32)  
Port 1 
P1.0       (1) I – Start 
P1.1       (2) I – End 
P1.2       (3)  
P1.3       (4) I – Take Reading (Manual) 
P1.4       (5) I – Continue Test (Manual) 
P1.5       (6) I – Emergency Stop & Safety Interlocks (Connect to ex0 of this uC 
as well) 
P1.6       (7) I – Automatic / Manual Toggle From u1 
P1.7       (8) I – Continue After Reading (Automatic) 
Port 2 
P2.0      (21) O – Led to indicate probes r on the com b4 the current is to be 
switched on 
P2.1      (22) O - Led to indicate probes r on the com b4 the current is to be 
switched off 
P2.2      (23)  
P2.3      (24)  
P2.4      (25)  
P2.5      (26)  
P2.6      (27) O – Error 4 – Test Probes Not Raised. 
P2.7      (28) O – Switch Test Current 
Port 3 
P3.0      (10) I – Not Last Pair 
P3.1      (11) I – Current On-Time Exceeded  
P3.2      (12) I – External Interrupt 0 – Test Probe Switch (Lowered) & 
Emergency Stop from CM and AM P1.5 
P3.3      (13) I – External Interrupt 1 – Bar Detection  
P3.4      (14)  
P3.5      (15) O – Error 1 – Pair Not Detected. 
P3.6      (16) O – Error 2 – Test Probes Not Lowered. 




Input / Output Port Utilization - Automation Microcontroller  – Automation Control 







Register Utilization – Communications Microcontroller 
  





Register Bank 0 
Register – R0 High byte for number of bars 
Register – R1 Low byte for number of bars 
Register – R2 Value for percentage variance from first reading 
Register – R3 Holds the low byte 8-bit word from the A-D converter 
Register – R4 Holds the reference value (i.e. the first reading) 
Register – R5 Holds the high byte from adc 
Register – R6 Holds reference value minus the specified percentage variance 
Register – R7  
Register Bank 1 
Register – R0 Holds P0 values when the system is paused 
Register – R1 Holds P1 values when the system is paused 
Register – R2 Holds P2 values when the system is paused 
Register – R3 Holds P3 values when the system is paused 
Register – R4 Used for > 10ms delay for ADC’s internal ref to “Wake” 
Register – R5 Used for > 10ms delay for ADC’s internal ref to “Wake” 
Register – R6 Used along with R4 and R5 to create a 1s delay after uC1 
starts. This is for the tri-state buffers 
Register – R7  
 
Registers Used – Microcontroller 2 – Automation 
 
Register Bank 0 
Register – R0 DELAYLOOP, LOOP COUNT 








Register – R3 LOOP COUNT SAFETY AND RECORDING ON 3
RD
 BAR 
Register – R4  HIGH BYTE OF TIMER VALUE TAKEN ON 3
RD
 BAR 
Register – R5  LOW BYTE OF TIMER VALUE TAKEN ON 3
RD
 BAR 
Register – R6 LOOP COUNT FOR RECORDING ON 3
RD
 BAR 
Register – R7 LOOP COUNT FOR THE DETECTION UNIT 
Register Bank 1 
Register – R0 LOAD TIMER HIGH REGISTER, FOR THE DETECTION 
UNIT 
Register – R1 LOAD TIMER LOW REGISTER, FOR THE DETECTION 
UNIT 
Register – R2 Holds P0 values when the system is paused 
Register – R3 Holds P1 values when the system is paused 
Register – R4 Holds P2 values when the system is paused 
Register – R5 Holds P3 values when the system is paused 
Register – R6 LOAD TIMER HIGH REGISTER, FOR THE DETECTION 
UNIT 
Register – R7 LOAD TIMER LOW REGISTER, FOR THE DETECTION 
UNIT 
Register Bank 2 
Register – R0  
Register – R1  
Register – R2  
Register – R3  
Register – R4  
Register – R5  
Register – R6  
Register – R7  
Register Bank 3 
Register – R0  
Register – R1  
Register – R2  
Register – R3  
Register – R4  
Register – R5  
Register – R6  
































































































Quad 2-Input NAND Gates
General Description
This device contains four independent gates each of which
performs the logic NAND function.
Features
Y Alternate Military/Aerospace device (54LS00) is avail-





Order Number 54LS00DMQB, 54LS00FMQB, 54LS00LMQB, DM54LS00J, DM54LS00W, DM74LS00M or DM74LS00N









H e High Logic Level
L e Low Logic Level
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max, DM54 2.5 3.4 V
Voltage VIL e Max DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max, DM54 0.25 0.4
Voltage VIH e Min DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input Current VCC e Max, VI e 2.7V 20 mA
IIL Low Level Input Current VCC e Max, VI e 0.4V b0.36 mA
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2)
DM74 b20 b100
ICCH Supply Current with VCC e Max 0.8 1.6 mA
Outputs High
ICCL Supply Current with VCC e Max 2.4 4.4 mA
Outputs Low
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
RL e 2 kX
Symbol Parameter CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time 3 10 4 15 ns
Low to High Level Output
tPHL Propagation Delay Time 3 10 4 15 ns
High to Low Level Output
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
2
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS00LMQB
NS Package Number E20A
3
Physical Dimensions inches (millimeters)
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS00DMQB or DM54LS00J
NS Package Number J14A
14-Lead Small Outline Molded Package (M)
Order Number DM74LS00M
NS Package Number M14A
4
Physical Dimensions inches (millimeters) (Continued)
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS00N












































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS00FMQB or DM54LS00W
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.



















Quad 2-Input NOR Gate
General Description
This device contains four independent gates each of which
performs the logic NOR function.
 
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram Function Table
H = HIGH Logic Level
L = LOW Logic Level
Order Number Package Number Package Description
DM74LS02M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS02SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS02N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide













02 Absolute Maximum Ratings(Note 1)
Note 1:  The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Electrical Characteristics 
over recommended operating free air temperature range (unless otherwise noted)
Note 2: All typicals are at VCC = 5V, TA = 25°C.
Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Switching Characteristics 
at VCC = 5V and TA = 25°C
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range −65°C to +150°C
Symbol Parameter Min Nom Max Units
VCC Supply Voltage 4.75 5 5.25 V
VIH HIGH Level Input Voltage 2 V
VIL LOW Level Input Voltage 0.8 V
IOH HIGH Level Output Current −0.4 mA
IOL LOW Level Output Current 8 mA
TA Free Air Operating Temperature 0 70 °C




VI Input Clamp Voltage VCC = Min, II = −18 mA −1.5 V
VOH HIGH Level VCC = Min, IOH = Max,
2.7 3.4 V
Output Voltage VIL = Max
VOL LOW Level VCC = Min, IOL = Max,
0.35 0.5
Output Voltage VIH = Min V
IOL = 4 mA, VCC = Min 0.25 0.4
II Input Current @ Max Input Voltage VCC = Max, VI = 7V 0.1 mA
IIH HIGH Level Input Current VCC = Max, VI = 2.7V 20 µA
IIL LOW Level Input Current VCC = Max, VI = 0.4V −0.40 mA
IOS Short Circuit Output Current VCC = Max (Note 3) −20 −100 mA
ICCH Supply Current with Outputs HIGH VCC = Max 1.6 3.2 mA
ICCL Supply Current with Outputs LOW VCC = Max 2.8 5.4 mA
RL = 2 kΩ
Symbol Parameter CL = 15 pF CL = 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time
13 18 ns
LOW-to-HIGH Level Output









Physical Dimensions inches (millimeters) unless otherwise noted








02 Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


















Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
This datasheet has been downloaded from:
www.DatasheetCatalog.com
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  Dependable Texas Instruments Quality and
Reliability
 description
These devices contain six independent inverters.
Copyright   2002, Texas Instruments Incorporated
 
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of





























SN5404 . . . J PACKAGE
SN54LS04, SN54S04 . . . J OR W PACKAGE
SN7404 . . . D, N, OR NS PACKAGE
SN74LS04 . . . D, DB, N, OR NS PACKAGE






























SN5404 . . . W PACKAGE
(TOP VIEW)
3 2 1 20 19

































NC – No internal connection
V C
C
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
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0°C to 70°C SOIC – D Tape and reel SN74LS04DR
Tube SN74S04D
S04
Tape and reel SN74S04DR
SOP NS
Tape and reel SN7404NSR SN7404
 – 
Tape and reel SN74LS04NSR 74LS04








–55°C to 125°C Tube SNJ54S04J SNJ54S04J
Tube SNJ5404W SNJ5404W






† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
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absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC (see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Input voltage, VI: ’04, ’S04 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
’LS04 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Package thermal impedance, θJA (see Note 2): D package 86°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DB package 96°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
NS package 76°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Storage temperature range, Tstg –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. This are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network ground terminal.




MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current –0.4 –0.4 mA
IOL Low-level output current 16 16 mA
TA Operating free-air temperature –55 125 0 70 °C





MIN TYP§ MAX MIN TYP§ MAX
VIK VCC = MIN, II = –12 mA –1.5 –1.5 V
VOH VCC = MIN, VIL = 0.8 V, IOH = –0.4 mA 2.4 3.4 2.4 3.4 V
VOL VCC = MIN, VIH = 2 V, IOL = 16 mA 0.2 0.4 0.2 0.4 V
II VCC = MAX, VI = 5.5 V 1 1 mA
IIH VCC = MAX, VI = 2.4 V 40 40 µA
IIL VCC = MAX, VI = 0.4 V –1.6 –1.6 mA
IOS¶ VCC = MAX –20 –55 –18 –55 mA
ICCH VCC = MAX, VI = 0 V 6 12 6 12 mA
ICCL VCC = MAX, VI = 4.5 V 18 33 18 33 mA
‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ All typical values are at VCC = 5 V, TA = 25°C.
¶ Not more than one output should be shorted at a time.
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MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.7 0.8 V
IOH High-level output current –0.4 –0.4 mA
IOL Low-level output current 4 8 mA
TA Operating free-air temperature –55 125 0 70 °C





MIN TYP‡ MAX MIN TYP‡ MAX
VIK VCC = MIN, II = –18 mA –1.5 –1.5 V
VOH VCC = MIN, VIL = MAX, IOH = –0.4 mA 2.5 3.4 2.7 3.4 V
VOL VCC = MIN VIH = 2 V
IOL = 4 mA 0.25 0.4 0.4
V  ,    
IOL = 8 mA 0.25 0.5
II VCC = MAX, VI = 7 V 0.1 0.1 mA
IIH VCC = MAX, VI = 2.7 V 20 20 µA
IIL VCC = MAX, VI = 0.4 V –0.4 –0.4 mA
IOS§ VCC = MAX –20 –100 –20 –100 mA
ICCH VCC = MAX, VI = 0 V 1.2 2.4 1.2 2.4 mA
ICCL VCC = MAX, VI = 4.5 V 3.6 6.6 3.6 6.6 mA
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.
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MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current –1 –1 mA
IOL Low-level output current 20 20 mA
TA Operating free-air temperature –55 125 0 70 °C





MIN TYP‡ MAX MIN TYP‡ MAX
VIK VCC = MIN, II = –18 mA –1.2 –1.2 V
VOH VCC = MIN, VIL = 0.8 V, IOH = –1 mA 2.5 3.4 2.7 3.4 V
VOL VCC = MIN, VIH = 2 V, IOL = 20 mA 0.5 0.5 V
II VCC = MAX, VI = 5.5 V 1 1 mA
IIH VCC = MAX, VI = 2.7 V 50 50 µA
IIL VCC = MAX, VI = 0.5 V –2 –2 mA
IOS§ VCC = MAX –40 –100 –40 –100 mA
ICCH VCC = MAX, VI = 0 V 15 24 15 24 mA
ICCL VCC = MAX, VI = 4.5 V 30 54 30 54 mA
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.
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PARAMETER MEASUREMENT INFORMATION

























































NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω; tr and tf ≤ 7 ns for Series
54/74 devices and tr and tf ≤ 2.5 ns for Series 54S/74S devices.































VOH – 0.5 V
VOL + 0.5 V
≈1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
1.5 V 1.5 V
1.5 V 1.5 V
1.5 V
1.5 V 1.5 V




1.5 V 1.5 V
1.5 V 1.5 V
1.5 V 1.5 V
VOH
VOL
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NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
F. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω, tr ≤ 1.5 ns, tf ≤ 2.6 ns.





























and D) ≈1.5 V
VOH – 0.5 V
VOL + 0.5 V
≈1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
1.3 V 1.3 V
1.3 V 1.3 V
1.3 V
1.3 V 1.3 V




1.3 V 1.3 V
1.3 V 1.3 V
1.3 V 1.3 V
VOL
VOH
Figure 2. Load Circuits and Voltage Waveforms
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters  stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265
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1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics.  Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges.  Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-
safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
Copyright ' Hitachi, Ltd., 1999. All rights reserved.  Printed in Japan.
Hitachi Asia Pte. Ltd.





URL NorthAmerica  :  http:semiconductor.hitachi.com/
Europe :  http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) :  http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) :  http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) :  http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan :  http://www.hitachi.co.jp/Sicd/indx.htm
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167, 
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2)  2718-3666
Fax: <886> (2)  2718-8180
Hitachi Asia (Hong Kong) Ltd.
Group  III (Electronic  Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2)  735  9218
Fax: <852> (2)  730  0281 
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Tel: <44> (1628)  585000






Tel: <49> (89)  9  9180-0
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Hitachi Semiconductor 
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54LS08/DM54LS08/DM74LS08 Quad 2-Input AND Gates
General Description
This device contains four independent gates each of which
performs the logic AND function.
Features
Y Alternate Military/Aerospace device (54LS08) is avail-





Order Number 54LS08DMQB, 54LS08FMQB, 54LS08LMQB, DM54LS08J, DM54LS08W, DM74LS08M or DM74LS08N









H e High Logic Level
L e Low Logic Level
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max, DM54 2.5 3.4 V
Voltage VIH e Min DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max, DM54 0.25 0.4
Voltage VIL e Max DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input Current VCC e Max, VI e 2.7V 20 mA
IIL Low Level Input Current VCC e Max, VI e 0.4V b0.36 mA
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2) DM74 b20 b100
ICCH Supply Current with VCC e Max 2.4 4.8 mA
Outputs High
ICCL Supply Current with VCC e Max 4.4 8.8 mA
Outputs Low
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
RL e 2 kX
Symbol Parameter CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time 4 13 6 18 ns
Low to High Level Output
tPHL Propagation Delay Time 3 11 5 18 ns
High to Low Level Output
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
2
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS08LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS08DMQB or DM54LS08J
NS Package Number J14A
4
Physical Dimensions inches (millimeters) (Continued)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS08M
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS08N











































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS08FMQB or DM54LS08W
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
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Quad 2-Input OR Gates
General Description
This device contains four independent gates each of which
performs the logic OR function.
Features
Y Alternate Military/Aerospace device (54LS32) is avail-





Order Number 54LS32DMQB, 54LS32FMQB, 54LS32LMQB,
DM54LS32J, DM54LS32W, DM74LS32M or DM74LS32N
See NS Package Number E20A, J14A, M14A, N14A or W14B
Function Table







H e High Logic Level
L e Low Logic Level
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max DM54 2.5 3.4 V
Voltage VIH e Min DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max DM54 0.25 0.4
Voltage VIL e Max DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input Current VCC e Max, VI e 2.7V 20 mA
IIL Low Level Input Current VCC e Max, VI e 0.4V b0.36 mA
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2) DM74 b20 b100
ICCH Supply Current with VCC e Max 3.1 6.2 mA
Outputs High
ICCL Supply Current with VCC e Max 4.9 9.8 mA
Outputs Low
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
RL e 2 kX
Symbol Parameter CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time 3 11 4 15 ns
Low to High Level Output
tPHL Propagation Delay Time 3 11 4 15 ns
High to Low Level Output
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
2
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS32LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS32DMQB or DM54LS32J
NS Package Number J14A
4
Physical Dimensions inches (millimeters)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS32M
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS32N










































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS32FMQB or DM54LS32W
NS Package Number W14B
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The ’LS279 consists of four individual and independent Set-
Reset Latches with active low inputs. Two of the four latch-
es have an additonal S input ANDed with the primary S
input. A low on any S input while the R input is high will be
stored in the latch and appear on the corresponding Q out-
put as a high. A low on the R input while the S input is high
will clear the Q output to a low. Simultaneous transistion of
the R and S inputs from low to high will cause the Q output
to be indeterminate. Both inputs are voltage level triggered
and are not affected by transition time of the input data.
Features
Y Alternate military/aerospace device (54LS279) is avail-





Order Number 54LS279DMQB, 54LS279FMQB, 54LS279LMQB,
DM54LS279J, DM74LS279M or DM74LS279N








H e High Level
L e Low Level
Q0 e The Level of Q before the indicated input conditions were established.
*This output level is pseudo stable; that is, it may not persist when the S and R
inputs return to their inactive (high) level.
Note 1: For latches with double S inputs:
H e both S inputs high
L e one or both S inputs low
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
TA Free Air Operating Temperature b55 125 0 70 §C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max DM54 2.5 3.5 V
Voltage
VIL e Max, VIH e Min DM74 2.7 3.5
VOL Low Level Output VCC e Min, IOL e Max DM54 0.25 0.4
Voltage VIL e Max, VIH e Min DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @ Max VCC e Max, VI e 7V 0.1 mA
Input Voltage
IIH High Level Input VCC e Max, VI e 2.7V 20 mA
Current
IIL Low Level Input VCC e Max, VI e 0.4V
b0.4 mA
Current
IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2)
DM74 b20 b100
ICC Supply Current VCC e Max (Note 3) 3.8 7 mA
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 3: ICC is measured with all R inputs grounded, all S inputs at 4.5V and all outputs open.
2
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
From (Input)
RL e 2 kX
Symbol Parameter To (Output) CL e 15 pF CL e 50 pF Units
Min Max Min Max
tPLH Propagation Delay Time S to 22 25 ns
Low to High Level Output Q
tPHL Propagation Delay Time S to 15 23 ns
High to Low Level Output Q
tPHL Propagation Delay Time R to 27 33 ns
High to Low Level Output Q
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS279LMQB
NS Package Number E20A
16-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS279DMQB or DM54LS279J
NS Package Number J16A
4
Physical Dimensions inches (millimeters) (Continued)
16-Lead Small Outline Molded Package (M)
Order Number DM74LS279M
NS Package Number M16A
16-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS279N









































Physical Dimensions inches (millimeters) (Continued)
16-Lead Ceramic Flat Package (W)
Order Number 54LS279FMQB or DM54LS279W
NS Package Number W16A
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1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
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• Compatible with MCS®-51 Products
• 4K Bytes of In-System Programmable (ISP) Flash Memory
– Endurance: 1000 Write/Erase Cycles
• 4.0V to 5.5V Operating Range
• Fully Static Operation: 0 Hz to 33 MHz
• Three-level Program Memory Lock
• 128 x 8-bit Internal RAM
• 32 Programmable I/O Lines
• Two 16-bit Timer/Counters
• Six Interrupt Sources
• Full Duplex UART Serial Channel
• Low-power Idle and Power-down Modes
• Interrupt Recovery from Power-down Mode
• Watchdog Timer
• Dual Data Pointer
• Power-off Flag
• Fast Programming Time
• Flexible ISP Programming (Byte and Page Mode)
Description
The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K
bytes of In-System Programmable Flash memory. The device is manufactured using
Atmel’s high-density nonvolatile memory technology and is compatible with the indus-
try-standard 80C51 instruction set and pinout. The on-chip Flash allows the program
memory to be reprogrammed in-system or by a conventional nonvolatile memory pro-
grammer. By combining a versatile 8-bit CPU with In-System Programmable Flash on
a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a
highly-flexible and cost-effective solution to many embedded control applications.
The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of
RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-
vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and
clock circuitry. In addition, the AT89S51 is designed with static logic for operation
down to zero frequency and supports two software selectable power saving modes.
The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and
interrupt system to continue functioning. The Power-down mode saves the RAM con-
tents but freezes the oscillator, disabling all other chip functions until the next external
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VCC Supply voltage (all packages except 42-PDIP).
GND Ground (all packages except 42-PDIP; for 42-PDIP GND connects only the logic core and the
embedded program memory).
VDD Supply voltage for the 42-PDIP which connects only the logic core and the embedded program
memory.
PWRVDD Supply voltage for the 42-PDIP which connects only the I/O Pad Drivers. The application
board MUST connect both VDD and PWRVDD to the board supply voltage. 
PWRGND Ground for the 42-PDIP which connects only the I/O Pad Drivers. PWRGND and GND are
weakly connected through the common silicon substrate, but not through any metal link. The
application board MUST connect both GND and PWRGND to the board ground.
Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight
TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance
inputs. 
Port 0 can also be configured to be the multiplexed low-order address/data bus during
accesses to external program and data memory. In this mode, P0 has internal pull-ups.
Port 0 also receives the code bytes during Flash programming and outputs the code bytes
during program verification. External pull-ups are required during program verification. 
Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can
sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being
pulled low will source current (IIL) because of the internal pull-ups. 
Port 1 also receives the low-order address bytes during Flash programming and verification.
Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can
sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being
pulled low will source current (IIL) because of the internal pull-ups.
Port 2 emits the high-order address byte during fetches from external program memory and
during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this
application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external
data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Spe-
cial Function Register.
Port 2 also receives the high-order address bits and some control signals during Flash pro-
gramming and verification.
Port Pin Alternate Functions
P1.5 MOSI (used for In-System Programming)
P1.6 MISO (used for In-System Programming)
P1.7 SCK (used for In-System Programming)4      AT89S51
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     AT89S51
Port 3 Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can
sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being
pulled low will source current (IIL) because of the pull-ups.
Port 3 receives some control signals for Flash programming and verification.
Port 3 also serves the functions of various special features of the AT89S51, as shown in the
following table. 
RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets
the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The
DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default
state of bit DISRTO, the RESET HIGH out feature is enabled.
ALE/PROG Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during
accesses to external memory. This pin is also the program pulse input (PROG) during Flash
programming. 
In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may
be used for external timing or clocking purposes. Note, however, that one ALE pulse is
skipped during each access to external data memory. 
If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set,
ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled
high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution
mode.
PSEN Program Store Enable (PSEN) is the read strobe to external program memory. 
When the AT89S51 is executing code from external program memory, PSEN is activated
twice each machine cycle, except that two PSEN activations are skipped during each access
to external data memory. 
EA/VPP External Access Enable. EA must be strapped to GND in order to enable the device to fetch
code from external program memory locations starting at 0000H up to FFFFH. Note, however,
that if lock bit 1 is programmed, EA will be internally latched on reset. 
EA should be strapped to VCC for internal program executions.
This pin also receives the 12-volt programming enable voltage (VPP) during Flash
programming.
XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
XTAL2 Output from the inverting oscillator amplifier
Port Pin Alternate Functions
P3.0 RXD (serial input port)
P3.1 TXD (serial output port)
P3.2 INT0 (external interrupt 0)
P3.3 INT1 (external interrupt 1)
P3.4 T0 (timer 0 external input)
P3.5 T1 (timer 1 external input)
P3.6 WR (external data memory write strobe)





A map of the on-chip memory area called the Special Function Register (SFR) space is shown
in Table 1.
Note that not all of the addresses are occupied, and unoccupied addresses may not be imple-
mented on the chip. Read accesses to these addresses will in general return random data,
and write accesses will have an indeterminate effect.
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     AT89S51User software should not write 1s to these unlisted locations, since they may be used in future
products to invoke new features. In that case, the reset or inactive values of the new bits will
always be 0.
Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities
can be set for each of the five interrupt sources in the IP register.
Dual Data Pointer Registers: To facilitate accessing both internal and external data memory,
two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-
83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1.
The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the
respective Data Pointer Register.
Table 2.  AUXR: Auxiliary Register
AUXR Address = 8EH Reset Value = XXX00XX0B
Not Bit Addressable
– – – WDIDLE DISRTO – – DISALE
Bit 7 6 5 4 3 2 1 0




0 ALE is emitted at a constant rate of 1/6 the oscillator frequency
1 ALE is active only during a MOVX or MOVC instruction
DISRTO Disable/Enable Reset-out
DISRTO
0 Reset pin is driven High after WDT times out
1 Reset pin is input only
WDIDLE Disable/Enable WDT in IDLE mode
WDIDLE
0 WDT continues to count in IDLE mode
1 WDT halts counting in IDLE mode7
2487B–MICRO–12/03
Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR.




MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K
bytes each of external Program and Data Memory can be addressed.
Program Memory If the EA pin is connected to GND, all program fetches are directed to external memory.
On the AT89S51, if EA is connected to VCC, program fetches to addresses 0000H through
FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are
directed to external memory.
Data Memory The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct
and indirect addressing modes. Stack operations are examples of indirect addressing, so the






The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset
(WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a
user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H).
When the WDT is enabled, it will increment every machine cycle while the oscillator is running.
The WDT timeout period is dependent on the external clock frequency. There is no way to dis-
able the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.
Using the WDT To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register
(SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH
and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches
16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment
every machine cycle while the oscillator is running. This means the user must reset the WDT
at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H
to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written.
When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET
pulse duration is 98xTOSC, where TOSC = 1/FOSC. To make the best use of the WDT, it
should be serviced in those sections of code that will periodically be executed within the time
required to prevent a WDT reset.
Table 3.  AUXR1: Auxiliary Register 1
AUXR1 Address = A2H Reset Value = XXXXXXX0B
Not Bit Addressable
– – – – – – – DPS
Bit 7 6 5 4 3 2 1 0
– Reserved for future expansion
DPS Data Pointer Register Select
DPS
0 Selects DPTR Registers DP0L, DP0H
1 Selects DPTR Registers DP1L, DP1H8      AT89S51
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     AT89S51WDT During 
Power-down 
and Idle
In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-
down mode, the user does not need to service the WDT. There are two methods of exiting
Power-down mode: by a hardware reset or via a level-activated external interrupt, which is
enabled prior to entering Power-down mode. When Power-down is exited with hardware reset,
servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting
Power-down with an interrupt is significantly different. The interrupt is held low long enough for
the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To pre-
vent the WDT from resetting the device while the interrupt pin is held low, the WDT is not
started until the interrupt is pulled high. It is suggested that the WDT be reset during the inter-
rupt service for the interrupt used to exit Power-down mode.
To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best
to reset the WDT just before entering Power-down mode.
Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether
the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit =
0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode,
the user should always set up a timer that will periodically exit IDLE, service the WDT, and
reenter IDLE mode.
With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count
upon exit from IDLE.
UART The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further
information on the UART operation, refer to the Atmel Web site (http://www.atmel.com). From
the home page, select “Products”, then “Microcontrollers”, then “8051-Architecture”, then
“Documentation”, and “Other Documents”. Open the Adobe® Acrobat® file “AT89 Series Hard-
ware Description”.
Timer 0 and 1 Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the
AT89C51. For further information on the timers’ operation, refer to the Atmel Web site
(http://www.atmel.com). From the home page, select “Products”, then “Microcontrollers”, then
“8051-Architecture”, then “Documentation”, and “Other Documents”. Open the Adobe Acrobat
file “AT89 Series Hardware Description”.
Interrupts The AT89S51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two
timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in
Figure 1.
Each of these interrupt sources can be individually enabled or disabled by setting or clearing a
bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all
interrupts at once.
Note that Table 4 shows that bit positions IE.6 and IE.5 are unimplemented. User software
should not write 1s to these bit positions, since they may be used in future AT89 products.
The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers
overflow. The values are then polled by the circuitry in the next cycle.9
2487B–MICRO–12/03
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Figure 1.  Interrupt Sources
Table 4.  Interrupt Enable (IE) Register 
      (MSB)                                                                                         (LSB)
EA – – ES ET1 EX1 ET0 EX0
       Enable Bit = 1 enables the interrupt.
       Enable Bit = 0 disables the interrupt.
Symbol Position Function
EA IE.7 Disables all interrupts. If EA = 0, no interrupt is 
acknowledged. If EA = 1, each interrupt source is 




ES IE.4 Serial Port interrupt enable bit
ET1 IE.3 Timer 1 interrupt enable bit
EX1 IE.2 External interrupt 1 enable bit
ET0 IE.1 Timer 0 interrupt enable bit
EX0 IE.0 External interrupt 0 enable bit
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     AT89S51Oscillator 
Characteristics 
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be
configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or
ceramic resonator may be used. To drive the device from an external clock source, XTAL2
should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no require-
ments on the duty cycle of the external clock signal, since the input to the internal clocking
circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low
time specifications must be observed.
Figure 2.  Oscillator Connections
Note:  C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators
Figure 3.  External Clock Drive Configuration
Idle Mode In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special function reg-
isters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset. 
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
Power-down 
Mode
In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-
down is the last instruction executed. The on-chip RAM and Special Function Registers retain
their values until the Power-down mode is terminated. Exit from Power-down mode can be ini-
tiated either by a hardware reset or by activation of an enabled external interrupt (INT0 or
INT1). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not
be activated before VCC is restored to its normal operating level and must be held active long


















The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed
(P) to obtain the additional features listed in the following table.
When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during
reset. If the device is powered up without a reset, the latch initializes to a random value and
holds that value until reset is activated. The latched value of EA must agree with the current
logic level at that pin in order for the device to function properly.
Programming 
the Flash – 
Parallel Mode
The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The
programming interface needs a high-voltage (12-volt) program enable signal and is compati-
ble with conventional third-party Flash or EPROM programmers.
The AT89S51 code memory array is programmed byte-by-byte.
Programming Algorithm: Before programming the AT89S51, the address, data, and control
signals should be set up according to the Flash Programming Modes table (Table 7) and
Figures 4 and 5. To program the AT89S51, take the following steps:
1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals. 
4. Raise EA/VPP to 12V. 
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-
write cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 
through 5, changing the address and data for the entire array or until the end of the 
object file is reached.
Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle.
During a write cycle, an attempted read of the last byte written will result in the complement of
the written data on P0.7. Once the write cycle has been completed, true data is valid on all out-
puts, and the next cycle may begin. Data Polling may begin any time after a write cycle has
been initiated. 
Table 5.  Status of External Pins During Idle and Power-down Modes
Mode Program Memory ALE PSEN PORT0 PORT1 PORT2 PORT3
Idle Internal 1 1 Data Data Data Data
Idle External 1 1 Float Data Address Data
Power-down Internal 0 0 Data Data Data Data
Power-down External 0 0 Float Data Data Data
Table 6.  Lock Bit Protection Modes
Program Lock Bits
LB1 LB2 LB3 Protection Type
1 U U U No program lock features
2 P U U MOVC instructions executed from external program memory 
are disabled from fetching code bytes from internal memory, 
EA is sampled and latched on reset, and further 
programming of the Flash memory is disabled
3 P P U Same as mode 2, but verify is also disabled
4 P P P Same as mode 3, but external execution is also disabled12      AT89S51
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     AT89S51Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY out-
put signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0
is pulled high again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code
data can be read back via the address and data lines for verification. The status of the indi-
vidual lock bits can be verified directly by reading them back. 
Reading the Signature Bytes: The signature bytes are read by the same procedure as a nor-
mal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled
to a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured by Atmel
(100H) = 51H indicates AT89S51
(200H) = 06H
Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the
proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns -
500 ns.
In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase
instruction. In this mode, chip erase is self-timed and takes about 500 ms.
During chip erase, a serial read from any address location will return 00H at the data output.
Programming 
the Flash – 
Serial Mode
The Code memory array can be programmed using the serial ISP interface while RST is
pulled to VCC. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After
RST is set high, the Programming Enable instruction needs to be executed first before other
operations can be executed. Before a reprogramming sequence can occur, a Chip Erase
operation is required.
The Chip Erase operation turns the content of every memory location in the Code array into
FFH.
Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be con-
nected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be
less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK fre-




To program and verify the AT89S51 in the serial programming mode, the following sequence
is recommended:
1. Power-up sequence:
Apply power between VCC and GND pins.
Set RST pin to “H”.
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz
clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to 
pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be 
less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The 
write cycle is self-timed and typically takes less than 0.5 ms at 5V.
4. Any memory location can be verified by using the Read instruction that returns the con-
tent at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device 
operation.13
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Power-off sequence (if needed):
Set XTAL1 to “L” (if a crystal is not used).
Set RST to “L”.
Turn VCC power off.
Data Polling: The Data Polling feature is also available in the serial mode. In this mode, dur-
ing a write cycle an attempted read of the last byte written will result in the complement of the








Every code byte in the Flash array can be programmed by using the appropriate combination
of control signals. The write operation cycle is self-timed and once initiated, will automatically
time itself to completion.
Most major worldwide programming vendors offer worldwide support for the Atmel AT89
microcontroller series. Please contact your local programming vendor for the appropriate soft-
ware revision.
Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don’t care.
Table 7.  Flash Programming Modes









Write Code Data 5V H L
(2)
12V L H H H H DIN A11-8 A7-0
Read Code Data 5V H L H H L L L H H DOUT A11-8 A7-0
Write Lock Bit 1 5V H L
(3)
12V H H H H H X X X
Write Lock Bit 2 5V H L
(3)
12V H H H L L X X X
Write Lock Bit 3 5V H L
(3)
12V H L H H L X X X
Read Lock Bits
1, 2, 3





Chip Erase 5V H L
(1)
12V H L H L L X X X
Read Atmel ID 5V H L H H L L L L L 1EH 0000 00H
Read Device ID 5V H L H H L L L L L 51H 0001 00H
Read Device ID 5V H L H H L L L L L 06H 0010 00H14      AT89S51
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     AT89S51Figure 4.  Programming the Flash Memory (Parallel Mode)


































































Figure 6.  Flash Programming and Verification Waveforms – Parallel Mode 
Flash Programming and Verification Characteristics (Parallel Mode)
TA = 20°C to 30°C, VCC = 4.5 to 5.5V
Symbol Parameter Min Max Units
VPP Programming Supply Voltage 11.5 12.5 V
IPP Programming Supply Current 10 mA
ICC VCC Supply Current 30 mA
1/tCLCL Oscillator Frequency 3 33 MHz
tAVGL Address Setup to PROG Low 48tCLCL
tGHAX Address Hold After PROG 48tCLCL
tDVGL Data Setup to PROG Low 48tCLCL
tGHDX Data Hold After PROG 48tCLCL
tEHSH P2.7 (ENABLE) High to VPP 48tCLCL
tSHGL VPP Setup to PROG Low 10 µs
tGHSL VPP Hold After PROG 10 µs
tGLGH PROG Width 0.2 1 µs
tAVQV Address to Data Valid 48tCLCL
tELQV ENABLE Low to Data Valid 48tCLCL
tEHQZ Data Float After ENABLE 0 48tCLCL
tGHBL PROG High to BUSY Low 1.0 µs
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     AT89S51Figure 7.  Flash Memory Serial Downloading
Flash Programming and Verification Waveforms – Serial Mode
















7 6 5 4 3 2 1 017
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Note: 1. B1 = 0, B2 = 0 → Mode 1, no lock protection
B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated
After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data
bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.
For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are
latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to
be decoded.




OperationByte 1 Byte 2 Byte 3 Byte 4




Enable Serial Programming 
while RST is high




0010 0000 xxxx  Read data from Program 
memory in the byte mode
Write Program Memory
(Byte Mode)
0100 0000 xxxx Write data to Program 
memory in the byte mode
Write Lock Bits(1) 1010 1100 1110 00 xxxx xxxx xxxx xxxx Write Lock bits. See Note (1).
Read Lock Bits 0010 0100 xxxx xxxx xxxx xxxx xxx xx Read back current status of 
the lock bits (a programmed 
lock bit reads back as a “1”)
Read Signature Bytes 0010 1000 xxxx xxx xxx0 Signature Byte Read Signature Byte
Read Program Memory
(Page Mode)
0011 0000 xxxx Byte 0 Byte 1... 
Byte 255
Read data from Program 




0101 0000 xxxx Byte 0 Byte 1... 
Byte 255
Write data to Program 
memory in the Page Mode 
(256 bytes)
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Serial Programming Characteristics








Table 9.  Serial Programming Characteristics, TA = -40° C to 85° C, VCC = 4.0 - 5.5V (Unless Otherwise Noted)
Symbol Parameter Min Typ Max Units
1/tCLCL Oscillator Frequency 3 33 MHz
tCLCL Oscillator Period 30 ns
tSHSL SCK Pulse Width High 8 tCLCL ns
tSLSH SCK Pulse Width Low 8 tCLCL ns
tOVSH MOSI Setup to SCK High tCLCL ns
tSHOX MOSI Hold after SCK High 2 tCLCL ns
tSLIV SCK Low to MISO Valid 10 16 32 ns
tERASE Chip Erase Instruction Cycle Time 500 ms
tSWC Serial Byte Write Cycle Time 64 tCLCL + 400 µs
Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin: 10 mA
Maximum IOL per 8-bit port:
Port 0: 26 mA          Ports 1, 2, 3: 15 mA
Maximum total IOL for all output pins: 71 mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater
than the listed test conditions.
2. Minimum VCC for Power-down is 2V.
Absolute Maximum Ratings*
Operating Temperature.................................. -55°C to +125°C *NOTICE: Stresses beyond those listed under “Absolute 
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and 
functional operation of the device at these or any 
other conditions beyond those indicated in the 
operational sections of this specification is not 
implied. Exposure to absolute maximum rating 
conditions for extended periods may affect 
device reliability.
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin
with Respect to Ground .....................................-1.0V to +7.0V
Maximum Operating Voltage ............................................ 6.6V
DC Output Current...................................................... 15.0 mA
DC Characteristics
The values shown in this table are valid for TA = -40°C to 85°C and VCC = 4.0V to 5.5V, unless otherwise noted.
Symbol Parameter Condition Min Max Units
VIL Input Low Voltage (Except EA) -0.5 0.2 VCC-0.1 V
VIL1 Input Low Voltage (EA) -0.5 0.2 VCC-0.3 V
VIH Input High Voltage (Except XTAL1, RST) 0.2 VCC+0.9 VCC+0.5 V
VIH1 Input High Voltage (XTAL1, RST) 0.7 VCC VCC+0.5 V
VOL Output Low Voltage
(1) (Ports 1,2,3) IOL = 1.6 mA 0.45 V
VOL1
Output Low Voltage(1)




(Ports 1,2,3, ALE, PSEN)
IOH = -60 µA, VCC = 5V ± 10% 2.4 V
IOH = -25 µA 0.75 VCC V
IOH = -10 µA 0.9 VCC V
VOH1
Output High Voltage
(Port 0 in External Bus Mode)
IOH = -800 µA, VCC = 5V ± 10% 2.4 V
IOH = -300 µA 0.75 VCC V
IOH = -80 µA 0.9 VCC V
IIL Logical 0 Input Current (Ports 1,2,3) VIN = 0.45V -50 µA
ITL
Logical 1 to 0 Transition Current 
(Ports 1,2,3) VIN = 2V, VCC = 5V ± 10% 
-650 µA
ILI Input Leakage Current (Port 0, EA) 0.45 < VIN < VCC ±10 µA
RRST Reset Pulldown Resistor 50 300 KΩ
CIO Pin Capacitance Test Freq. = 1 MHz, TA = 25°C 10 pF
ICC
Power Supply Current
Active Mode, 12 MHz 25 mA
Idle Mode, 12 MHz 6.5 mA
Power-down Mode(2) VCC = 5.5V 50 µA20      AT89S51
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     AT89S51AC Characteristics 
Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other
outputs = 80 pF.
External Program and Data Memory Characteristics
Symbol Parameter
12 MHz Oscillator Variable Oscillator
UnitsMin Max Min Max
1/tCLCL Oscillator Frequency 0 33 MHz
tLHLL ALE Pulse Width 127 2tCLCL-40 ns
tAVLL Address Valid to ALE Low 43 tCLCL-25 ns
tLLAX Address Hold After ALE Low 48 tCLCL-25 ns
tLLIV ALE Low to Valid Instruction In 233 4tCLCL-65 ns
tLLPL ALE Low to PSEN Low 43 tCLCL-25 ns
tPLPH PSEN Pulse Width 205 3tCLCL-45 ns
tPLIV PSEN Low to Valid Instruction In 145 3tCLCL-60 ns
tPXIX Input Instruction Hold After PSEN 0 0 ns
tPXIZ Input Instruction Float After PSEN 59 tCLCL-25 ns
tPXAV PSEN to Address Valid 75 tCLCL-8 ns
tAVIV Address to Valid Instruction In 312 5tCLCL-80 ns
tPLAZ PSEN Low to Address Float 10 10 ns
tRLRH RD Pulse Width 400 6tCLCL-100 ns
tWLWH WR Pulse Width 400 6tCLCL-100 ns
tRLDV RD Low to Valid Data In  252 5tCLCL-90 ns
tRHDX Data Hold After RD 0 0 ns
tRHDZ Data Float After RD 97 2tCLCL-28 ns
tLLDV ALE Low to Valid Data In 517 8tCLCL-150 ns
tAVDV Address to Valid Data In 585 9tCLCL-165 ns
tLLWL ALE Low to RD or WR Low 200 300 3tCLCL-50 3tCLCL+50 ns
tAVWL Address to RD or WR Low 203 4tCLCL-75 ns
tQVWX Data Valid to WR Transition 23 tCLCL-30 ns
tQVWH Data Valid to WR High 433 7tCLCL-130 ns
tWHQX Data Hold After WR 33 tCLCL-25 ns
tRLAZ RD Low to Address Float 0 0 ns
tWHLH RD or WR High to ALE High 43 123 tCLCL-25 tCLCL+25 ns21
2487B–MICRO–12/03
External Program Memory Read Cycle















PORT 2 A8 - A15



















PORT  2 P2.0  -  P2.7  OR  A8  -  A15  FROM  DPH
A0  -  A7  FROM  PCL
A8  -  A15  FROM  PCH
DATA  IN INSTR  IN22      AT89S51
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     AT89S51External Data Memory Write Cycle
















PORT  2 P2.0  -  P2.7  OR  A8  -  A15  FROM  DPH
A0  -  A7  FROM  PCL
A8  -  A15  FROM  PCH






V     -  0.5VCC
0.45V
0.2  V -  0.1VCC
0.7 VCC
External Clock Drive
Symbol Parameter Min Max Units
1/tCLCL Oscillator Frequency 0 33 MHz
tCLCL Clock Period 30 ns
tCHCX High Time 12 ns
tCLCX Low Time 12 ns
tCLCH Rise Time 5 ns
tCHCL Fall Time 5 ns23
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Shift Register Mode Timing Waveforms
AC Testing Input/Output Waveforms(1)
Note: 1. AC Inputs during testing are driven at VCC - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at VIH
min. for a logic 1 and VIL max. for a logic 0.
Float Waveforms(1)
Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to
float when a 100 mV change from the loaded VOH/VOL level occurs.
Serial Port Timing: Shift Register Mode Test Conditions
The values in this table are valid for VCC = 4.0V to 5.5V and Load Capacitance = 80 pF.
Symbol Parameter
12 MHz Osc Variable Oscillator
UnitsMin Max Min Max
tXLXL Serial Port Clock Cycle Time 1.0 12tCLCL µs
tQVXH Output Data Setup to Clock Rising Edge 700 10tCLCL-133 ns
tXHQX Output Data Hold After Clock Rising Edge 50 2tCLCL-80 ns
tXHDX Input Data Hold After Clock Rising Edge 0 0 ns
































VALID VALIDVALID VALIDVALID VALIDVALID VALID
0.45V
TEST  POINTS
V     -  0.5VCC 0.2  V     +  0.9VCC









VOL - 0.1V24      AT89S51
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Supply Ordering Code Package Operation Range



















(-40° C to 85° C)









(0° C to 70° C)
Package Type
44A 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J 44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
42PS6 42-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)25
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Packaging Information
44A – TQFP 
  2325 Orchard Parkway




44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,














(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 
2. Dimensions D1 and E1 do not include mold protrusion. Allowable 
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum 
plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10 mm maximum.
A – – 1.20
A1 0.05 – 0.15
A2  0.95 1.00 1.05           
D 11.75 12.00 12.25
D1 9.90 10.00 10.10 Note 2
E 11.75 12.00 12.25
E1 9.90 10.00 10.10 Note 2
B           0.30 – 0.45
C 0.09 – 0.20
L 0.45 –  0.75
e 0.80 TYP26      AT89S51
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     AT89S5144J – PLCC 
Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC. 
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
A 4.191 – 4.572
A1 2.286 – 3.048
A2  0.508 – –           
D 17.399 – 17.653
D1 16.510 – 16.662 Note 2
E 17.399 – 17.653
E1 16.510 – 16.662 Note 2
D2/E2 14.986 – 16.002
B 0.660 – 0.813
B1 0.330 –  0.533
e 1.270 TYP
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
















44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)  B44J
10/04/01
  2325 Orchard Parkway





40P6 – PDIP 
  2325 Orchard Parkway




40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual 




















(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
A – – 4.826
A1 0.381 – –
D 52.070 – 52.578 Note 2
E 15.240 – 15.875
E1 13.462 – 13.970 Note 2
B 0.356 – 0.559
B1 1.041 – 1.651
L 3.048 – 3.556
C 0.203 –      0.381     
eB 15.494 – 17.526
e 2.540 TYP
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").28      AT89S51
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     AT89S5142PS6 – PDIP 
  2325 Orchard Parkway




42PS6, 42-lead (0.600"/15.24 mm Wide) Plastic Dual 




















(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE
A – – 4.83
A1 0.51 – –
D 36.70 – 36.96 Note 2
E 15.24 – 15.88
E1 13.46 – 13.97 Note 2
B 0.38 – 0.56
B1 0.76 – 1.27
L 3.05 – 3.43
C 0.20 –      0.30     
eB – – 18.55
e 1.78 TYP
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").29
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The LM555 is a highly stable device for generating accurate
time delays or oscillation. Additional terminals are provided
for triggering or resetting if desired. In the time delay mode
of operation, the time is precisely controlled by one external
resistor and capacitor. For astable operation as an oscilla-
tor, the free running frequency and duty cycle are accurately
controlled with two external resistors and one capacitor.
The circuit may be triggered and reset on falling waveforms,
and the output circuit can source or sink up to 200 mA or
drive TTL circuits.
Features
Y Direct replacement for SE555/NE555
Y Timing from microseconds through hours
Y Operates in both astable and monostable modes
Y Adjustable duty cycle
Y Output can source or sink 200 mA
Y Output and supply TTL compatible
Y Temperature stability better than 0.005% per §C





Y Time delay generation
Y Pulse width modulation
Y Pulse position modulation
Y Linear ramp generator
Schematic Diagram
TL/H/7851–1
C1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.
Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage a18V
Power Dissipation (Note 1)
LM555H, LM555CH 760 mW
LM555, LM555CN 1180 mW
Operating Temperature Ranges
LM555C 0§C to a70§C
LM555 b55§C to a 125§C
Storage Temperature Range b65§C to a150§C
Soldering Information
Dual-In-Line Package
Soldering (10 Seconds) 260§C
Small Outline Package
Vapor Phase (60 Seconds) 215§C
Infrared (15 Seconds) 220§C
See AN-450 ‘‘Surface Mounting Methods and Their Effect
on Product Reliability’’ for other methods of soldering sur-
face mount devices.
Electrical Characteristics (TA e 25§C, VCC e a5V to a15V, unless othewise specified)
Limits
Parameter Conditions LM555 LM555C Units
Min Typ Max Min Typ Max
Supply Voltage 4.5 18 4.5 16 V
Supply Current VCC e 5V, RL e % 3 5 3 6 mA
VCC e 15V, RL e % 10 12 10 15 mA
(Low State) (Note 2)
Timing Error, Monostable
Initial Accuracy 0.5 1 %
Drift with Temperature RA e 1k to 100 kX, 30 50 ppm/§C
C e 0.1 mF, (Note 3)
Accuracy over Temperature 1.5 1.5 %
Drift with Supply 0.05 0.1 %/V
Timing Error, Astable
Initial Accuracy 1.5 2.25 %
Drift with Temperature RA, RB e 1k to 100 kX, 90 150 ppm/§C
C e 0.1 mF, (Note 3)
Accuracy over Temperature 2.5 3.0 %
Drift with Supply 0.15 0.30 %/V
Threshold Voltage 0.667 0.667 x VCC
Trigger Voltage VCC e 15V 4.8 5 5.2 5 V
VCC e 5V 1.45 1.67 1.9 1.67 V
Trigger Current 0.01 0.5 0.5 0.9 mA
Reset Voltage 0.4 0.5 1 0.4 0.5 1 V
Reset Current 0.1 0.4 0.1 0.4 mA
Threshold Current (Note 4) 0.1 0.25 0.1 0.25 mA
Control Voltage Level VCC e 15V 9.6 10 10.4 9 10 11 V
VCC e 5V 2.9 3.33 3.8 2.6 3.33 4 V
Pin 7 Leakage Output High 1 100 1 100 nA
Pin 7 Sat (Note 5)
Output Low VCC e 15V, I7 e 15 mA 150 180 mV
Output Low VCC e 4.5V, I7 e 4.5 mA 70 100 80 200 mV
2
Electrical Characteristics TA e 25§C, VCC e a5V to a15V, (unless othewise specified) (Continued)
Limits
Parameter Conditions LM555 LM555C Units
Min Typ Max Min Typ Max
Output Voltage Drop (Low) VCC e 15V
ISINK e 10 mA 0.1 0.15 0.1 0.25 V
ISINK e 50 mA 0.4 0.5 0.4 0.75 V
ISINK e 100 mA 2 2.2 2 2.5 V
ISINK e 200 mA 2.5 2.5 V
VCC e 5V
ISINK e 8 mA 0.1 0.25 V
ISINK e 5 mA 0.25 0.35 V
Output Voltage Drop (High) ISOURCE e 200 mA, VCC e 15V 12.5 12.5 V
ISOURCE e 100 mA, VCC e 15V 13 13.3 12.75 13.3 V
VCC e 5V 3 3.3 2.75 3.3 V
Rise Time of Output 100 100 ns
Fall Time of Output 100 100 ns
Note 1: For operating at elevated temperatures the device must be derated above 25§C based on a a150§C maximum junction temperature and a thermal
resistance of 164§c/w (T0-5), 106§c/w (DIP) and 170§c/w (S0-8) junction to ambient.
Note 2: Supply current when output high typically 1 mA less at VCC e 5V.
Note 3: Tested at VCC e 5V and VCC e 15V.
Note 4: This will determine the maximum value of RA a RB for 15V operation. The maximum total (RA a RB) is 20 MX.
Note 5: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.





Order Number LM555H or LM555CH
See NS Package Number H08C
Dual-In-Line and Small Outline Packages
TL/H/7851–3
Top View
Order Number LM555J, LM555CJ,
LM555CM or LM555CN








High Output Voltage vs
Output Sink Current
Low Output Voltage vs
Output Sink Current
Low Output Voltage vs
Output Sink Current
Low Output Voltage vs
Voltage Level of Trigger Pulse
Output Propagation Delay vs
Voltage Level of Trigger Pulse
Output Propagation Delay vs
Voltage vs Sink Current
Discharge Transistor (Pin 7)
Voltage vs Sink Current





In this mode of operation, the timer functions as a one-shot
(Figure 1 ). The external capacitor is initially held discharged
by a transistor inside the timer. Upon application of a nega-
tive trigger pulse of less than 1/3 VCC to pin 2, the flip-flop is
set which both releases the short circuit across the capaci-
tor and drives the output high.
TL/H/7851–5
FIGURE 1. Monostable
The voltage across the capacitor then increases exponen-
tially for a period of t e 1.1 RA C, at the end of which time
the voltage equals 2/3 VCC. The comparator then resets
the flip-flop which in turn discharges the capacitor and
drives the output to its low state. Figure 2 shows the wave-
forms generated in this mode of operation. Since the charge
and the threshold level of the comparator are both directly
proportional to supply voltage, the timing internal is inde-
pendent of supply.
TL/H/7851–6
VCC e 5V Top Trace: Input 5V/Div.
TIME e 0.1 ms/DIV. Middle Trace: Output 5V/Div.
RA e 9.1 kX Bottom Trace: Capacitor Voltage 2V/Div.
C e 0.01 mF
FIGURE 2. Monostable Waveforms
During the timing cycle when the output is high, the further
application of a trigger pulse will not effect the circuit so
long as the trigger input is returned high at least 10 ms be-
fore the end of the timing interval. However the circuit can
be reset during this time by the application of a negative
pulse to the reset terminal (pin 4). The output will then re-
main in the low state until a trigger pulse is again applied.
When the reset function is not in use, it is recommended
that it be connected to VCC to avoid any possibility of false
triggering.
Figure 3 is a nomograph for easy determination of R, C
values for various time delays.
NOTE: In monostable operation, the trigger should be driv-
en high before the end of timing cycle.
TL/H/7851–7
FIGURE 3. Time Delay
ASTABLE OPERATION
If the circuit is connected as shown inFigure 4 (pins 2 and 6
connected) it will trigger itself and free run as a multivibrator.
The external capacitor charges through RA a RB and dis-
charges through RB. Thus the duty cycle may be precisely
set by the ratio of these two resistors.
TL/H/7851–8
FIGURE 4. Astable
In this mode of operation, the capacitor charges and dis-
charges between 1/3 VCC and 2/3 VCC. As in the triggered
mode, the charge and discharge times, and therefore the
frequency are independent of the supply voltage.
5
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Figure 5 shows the waveforms generated in this mode of
operation.
TL/H/7851–9
VCC e 5V Top Trace: Output 5V/Div.
TIME e 20 ms/DIV. Bottom Trace: Capacitor Voltage 1V/Div.
RA e 3.9 kX
RB e 3 kX
C e 0.01 mF
FIGURE 5. Astable Waveforms
The charge time (output high) is given by:
t1 e 0.693 (RA a RB) C
And the discharge time (output low) by:
t2 e 0.693 (RB) C
Thus the total period is:
T e t1 a t2 e 0.693 (RA a2RB) C






(RA a 2 RB) C





The duty cycle is:
TL/H/7851–10
FIGURE 6. Free Running Frequency
FREQUENCY DIVIDER
The monostable circuit of Figure 1 can be used as a fre-
quency divider by adjusting the length of the timing cycle.
Figure 7 shows the waveforms generated in a divide by
three circuit.
TL/H/7851–11
VCC e 5V Top Trace: Input 4V/Div.
TIME e 20 ms/DIV. Middle Trace: Output 2V/Div.
RA e 9.1 kX Bottom Trace: Capacitor 2V/Div.
C e 0.01 mF
FIGURE 7. Frequency Divider
PULSE WIDTH MODULATOR
When the timer is connected in the monostable mode and
triggered with a continuous pulse train, the output pulse
width can be modulated by a signal applied to pin 5. Figure
8 shows the circuit, and in Figure 9 are some waveform
examples.
TL/H/7851–12
FIGURE 8. Pulse Width Modulator
TL/H/7851–13
VCC e 5V Top Trace: Modulation 1V/Div.
TIME e 0.2 ms/DIV. Bottom Trace: Output Voltage 2V/Div.
RA e 9.1 kX
C e 0.01 mF
FIGURE 9. Pulse Width Modulator
PULSE POSITION MODULATOR
This application uses the timer connected for astable opera-
tion, as in Figure 10, with a modulating signal again applied
to the control voltage terminal. The pulse position varies
with the modulating signal, since the threshold voltage and
hence the time delay is varied. Figure 11 shows the wave-




FIGURE 10. Pulse Position Modulator
TL/H/7851–15
VCC e 5V Top Trace: Modulation Input 1V/Div.
TIME e 0.1 ms/DIV. Bottom Trace: Output 2V/Div.
RA e 3.9 kX
RB e 3 kX
C e 0.01 mF
FIGURE 11. Pulse Position Modulator
LINEAR RAMP
When the pullup resistor, RA, in the monostable circuit is
replaced by a constant current source, a linear ramp is gen-




Figure 13 shows waveforms generated by the linear ramp.
The time interval is given by:
T e
2/3 VCC RE (R1 a R2) C
R1 VCC b VBE (R1 a R2)
VBE j 0.6V
TL/H/7851–17
VCC e 5V Top Trace: Input 3V/Div.
TIME e 20 ms/DIV. Middle Trace: Output 5V/Div.
R1 e 47 kX Bottom Trace: Capacitor Voltage 1V/Div.
R2 e 100 kX
RE e 2.7 kX
C e 0.01 mF
FIGURE 13. Linear Ramp
50% DUTY CYCLE OSCILLATOR
For a 50% duty cycle, the resistors RA and RB may be
connected as in Figure 14. The time period for the out-
7
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put high is the same as previous, t1 e 0.693 RA C. For the
output low it is t2 eÐ (RA RB)/(RA a RB) ( C fin ÐRB b 2RA2RB b RA (




FIGURE 14. 50% Duty Cycle Oscillator
Note that this circuit will not oscillate if RB is greater than
1/2 RA because the junction of RA and RB cannot bring pin
2 down to 1/3 VCC and trigger the lower comparator.
ADDITIONAL INFORMATION
Adequate power supply bypassing is necessary to protect
associated circuitry. Minimum recommended is 0.1 mF in
parallel with 1 mF electrolytic.
Lower comparator storage time can be as long as 10 ms
when pin 2 is driven fully to ground for triggering. This limits
the monostable pulse width to 10 ms minimum.
Delay time reset to output is 0.47 ms typical. Minimum reset
pulse width must be 0.3 ms, typical.
Pin 7 current switches within 30 ns of the output (pin 3)
voltage.
Physical Dimensions inches (millimeters)
Metal Can Package (H)
Order Number LM555H or LM555CH
NS Package Number H08C
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Physical Dimensions inches (millimeters) (Continued)
Ceramic Dual-In-Line Package (J)
Order Number LM555J or LM555CJ
NS Package Number J08A
Small Outline Package (M)
Order Number LM555CM


















Physical Dimensions inches (millimeters) (Continued)
Molded Dual-In-Line Package (N)
Order Number LM555CN
NS Package Number N08E
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Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs. The informa-
tion on the D input is accepted by the flip-flops on the posi-
tive going edge of the clock pulse. The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock. The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate military/aerospace device (54LS74) is avail-





Order Number 54LS74DMQB, 54LS74FMQB, 54LS74LMQB,
DM54LS74AJ, DM54LS74AW, DM74LS74AM or DM74LS74AN
See NS Package Number E20A, J14A, M14A, N14A or W14B
Function Table
Inputs Outputs
PR CLR CLK D Q Q
L H X X H L
H L X X L H
L L X X H* H*
H H u H H L
H H u L L H
H H L X Q0 Q0
H e High Logic Level
X e Either Low or High Logic Level
L e Low Logic Level
u e Positive-going Transition
* e This configuration is nonstable; that is, it will not persist when either the preset
and/or clear inputs return to their inactive (high) level.
Q0 e The output logic level of Q before the indicated input conditions were established.
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS and 54LS b55§C to a125§C
DM74LS 0§C to a70§C
Storage Temperature Range b65§C to a150§C
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define





Min Nom Max Min Nom Max
VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High Level Input Voltage 2 2 V
VIL Low Level Input Voltage 0.7 0.8 V
IOH High Level Output Current b0.4 b0.4 mA
IOL Low Level Output Current 4 8 mA
fCLK Clock Frequency (Note 2) 0 25 0 25 MHz
fCLK Clock Frequency (Note 3) 0 20 0 20 MHz
tW Pulse Width Clock High 18 18
(Note 2)
Preset Low 15 15 ns
Clear Low 15 15
tW Pulse Width Clock High 25 25
(Note 3)
Preset Low 20 20 ns
Clear Low 20 20
tSU Setup Time (Notes 1 and 2) 20u 20u ns
tSU Setup Time (Notes 1 and 3) 25u 25u ns
tH Hold Time (Note 1 and 4) 0u 0u ns
TA Free Air Operating Temperature b55 125 0 70 §C
Note 1: The symbol (u) indicates the rising edge of the clock pulse is used for reference.
Note 2: CL e 15 pF, RL e 2 kX, TA e 25§C, and VCC e 5V.
Note 3: CL e 50 pF, RL e 2 kX, TA e 25§C, and VCC e 5V.
Note 4: TA e 25§C and VCC e 5V.
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Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)




VI Input Clamp Voltage VCC e Min, II e b18 mA b1.5 V
VOH High Level Output VCC e Min, IOH e Max DM54 2.5 3.4 V
Voltage VIL e Max, VIH e Min DM74 2.7 3.4
VOL Low Level Output VCC e Min, IOL e Max DM54 0.25 0.4
Voltage VIL e Max, VIH e Min DM74 0.35 0.5 V
IOL e 4 mA, VCC e Min DM74 0.25 0.4
II Input Current @Max VCC e Max Data 0.1




IIH High Level Input VCC e Max Data 20




IIL Low Level Input VCC e Max Data b0.4




IOS Short Circuit VCC e Max DM54 b20 b100 mA
Output Current (Note 2)
DM74 b20 b100
ICC Supply Current VCC e Max (Note 3) 4 8 mA
Note 1: All typicals are at VCC e 5V, TA e 25§C.
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where
shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where VO e 2.25V and 2.125V for DM54 and
DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test
equipment.
Note 3: With all outputs open, ICC is measured with CLOCK grounded after setting the Q and Q outputs high in turn.
Switching Characteristics at VCC e 5V and TA e 25§C (See Section 1 for Test Waveforms and Output Load)
From (Input)
RL e 2 kX
Symbol Parameter To (Output) CL e 15 pF CL e 50 pF Units
Min Max Min Max
fMAX Maximum Clock Frequency 25 20 MHz
tPLH Propagation Delay Time Clock to 25 35 ns
Low to High Level Output Q or Q
tPHL Propagation Delay Time Clock to 30 35 ns
High to Low Level Output Q or Q
tPLH Propagation Delay Time Preset 25 35 ns
Low to High Level Output to Q
tPHL Propagation Delay Time Preset 30 35 ns
High to Low Level Output to Q
tPLH Propagation Delay Time Clear 25 35 ns
Low to High Level Output to Q
tPHL Propagation Delay Time Clear 30 35 ns
High to Low Level Output to Q
3
Physical Dimensions inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS74LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS74DMQB or DM54LS74AJ
NS Package Number J14A
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Physical Dimensions inches (millimeters) (Continued)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS74AM
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS74AN























































































Physical Dimensions inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number 54LS74FMQB or DM54LS74AW
NS Package Number W14B
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1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
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Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
This datasheet has been download from:
www.datasheetcatalog.com




































● LOW OFFSET VOLTAGE: 50 µV max
● LOW DRIFT: 0.5µV/°C max
● LOW INPUT BIAS CURRENT: 5nA max
● HIGH CMR: 110dB min
● INPUTS PROTECTED TO ±40V
● WIDE SUPPLY RANGE: ±1.35 to ±18V
● LOW QUIESCENT CURRENT: 350µA
● 8-PIN PLASTIC DIP, SO-8
DESCRIPTION
The INA118 is a low power, general purpose instru-
mentation amplifier offering excellent accuracy. Its
versatile 3-op amp design and small size make it ideal
for a wide range of applications. Current-feedback
input circuitry provides wide bandwidth even at high
gain (70kHz at G = 100).
A single external resistor sets any gain from 1 to 10,000.
Internal input protection can withstand up to ±40V
without damage.
The INA118 is laser trimmed for very low offset voltage
(50µV), drift (0.5µV/°C) and high common-mode re-
jection (110dB at G = 1000). It operates with power
supplies as low as ±1.35V, and quiescent current is only
350µA—ideal for battery operated systems.
The INA118 is available in 8-pin plastic DIP,
and SO-8 surface-mount packages, specified for







● RTD SENSOR AMPLIFIER
● MEDICAL INSTRUMENTATION
● DATA ACQUISITION
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Initial TA = +25°C ±10 ± 50/G ±50 ± 500/G ±25 ±100/G ±125±1000/G µV
vs Temperature TA = TMIN to TMAX ±0.2 ± 2/G ±0.5 ± 20/G ±0.2 ± 5/G ±1 ± 20/G µV/°C
vs Power Supply VS = ±1.35V to ±18V ±1 ±10/G ±5 ± 100/G ✻ ±10 ±100/G µV/V
Long-Term Stability ±0.4 ±5/G ✻ µV/mo
Impedance, Differential 1010 || 1 ✻ Ω || pF
Common-Mode 1010 || 4 ✻ Ω || pF
Linear Input Voltage Range (V+) – 1 (V+) – 0.65 ✻ ✻ V
(V–) + 1.1 (V–) + 0.95 ✻ ✻ V
Safe Input Voltage ±40 ✻ V
Common-Mode Rejection VCM = ±10V, ∆RS = 1kΩ
G = 1 80 90 73 ✻ dB
G = 10 97 110 89 ✻ dB
G = 100 107 120 98 ✻ dB
G = 1000 110 125 100 ✻ dB
BIAS CURRENT ±1 ±5 ✻ ±10 nA
vs Temperature ±40 ✻ pA/°C
OFFSET CURRENT ±1 ±5 ✻ ±10 nA
vs Temperature ±40 ✻ pA/°C
NOISE VOLTAGE, RTI G = 1000, RS = 0Ω
f = 10Hz 11 ✻ nV/√Hz
f = 100Hz 10 ✻ nV/√Hz
f = 1kHz 10 ✻ nV/√Hz
fB = 0.1Hz to 10Hz 0.28 ✻ µVp-p
Noise Current
f=10Hz 2.0 ✻ pA/√Hz
f=1kHz 0.3 ✻ pA/√Hz
fB = 0.1Hz to 10Hz 80 ✻ pAp-p
GAIN
Gain Equation 1 + (50kΩ/RG) ✻ V/V
Range of Gain 1 10000 ✻ ✻ V/V
Gain Error G = 1 ±0.01 ±0.024 ✻ ±0.1 %
G = 10 ±0.02 ±0.4 ✻ ±0.5 %
G = 100 ±0.05 ±0.5 ✻ ±0.7 %
G = 1000 ±0.5 ±1 ✻ ±2 %
Gain vs Temperature G = 1 ±1 ±10 ✻ ±10 ppm/°C
50kΩ Resistance(1) ±25 ±100 ✻ ✻ ppm/°C
Nonlinearity G = 1 ±0.0003 ±0.001 ✻ ±0.002 % of FSR
G = 10 ±0.0005 ±0.002 ✻ ±0.004 % of FSR
G = 100 ±0.0005 ±0.002 ✻ ±0.004 % of FSR
G = 1000 ±0.002 ±0.01 ✻ ±0.02 % of FSR
OUTPUT
Voltage: Positive RL = 10kΩ (V+) – 1 (V+) – 0.8 ✻ ✻ V
Negative RL = 10kΩ (V–) + 0.35 (V–) + 0.2 ✻ ✻ V
Single Supply High VS = +2.7V/0V(2), RL = 10kΩ 1.8 2.0 ✻ ✻ V
Single Supply Low VS = +2.7V/0V(2), RL = 10kΩ 60 35 ✻ ✻ mV
Load Capacitance Stability 1000 ✻ pF
Short Circuit Current +5/–12 ✻ mA
FREQUENCY RESPONSE
Bandwidth, –3dB G = 1 800 ✻ kHz
G = 10 500 ✻ kHz
G = 100 70 ✻ kHz
G = 1000 7 ✻ kHz
Slew Rate VO = ±10V, G = 10 0.9 ✻ V/µs
Settling Time,    0.01% G = 1 15 ✻ µs
G = 10 15 ✻ µs
G = 100 21 ✻ µs
G = 1000 210 ✻ µs
Overload Recovery 50% Overdrive 20 ✻ µs
POWER SUPPLY
Voltage Range ±1.35 ±15 ±18 ✻ ✻ ✻ V
Current VIN = 0V ±350 ±385 ✻ ✻ µA
TEMPERATURE RANGE
Specification –40 85 ✻ ✻ °C
Operating –40 125 ✻ ✻ °C
θJA 80 ✻ °C/W
INA118PB, UB INA118P, U
PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
SPECIFICATIONS
ELECTRICAL
At TA = +25°C, VS = ±15V, RL = 10kΩ unless otherwise noted.
✻ Specification same as INA118PB, UB.
NOTE: (1) Temperature coefficient of the “50kΩ” term in the gain equation. (2) Common-mode input voltage range is limited. See text for discussion of low power supply





8-Pin DIP and SO-8
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown
recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.
ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric





PRODUCT PACKAGE NUMBER (1) RANGE
INA118P 8-Pin Plastic DIP 006 –40°C to +85°C
INA118PB 8-Pin Plastic DIP 006 –40°C to +85°C
INA118U SO-8 Surface-Mount 182 –40°C to +85°C
INA118UB SO-8 Surface-Mount 182 –40°C to +85°C
NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix C of Burr-Brown IC Data Book.
Supply Voltage .................................................................................. ±18V
Analog Input Voltage Range ............................................................. ±40V
Output Short-Circuit (to ground) .............................................. Continuous
Operating Temperature .................................................. –40°C to +125°C
Storage Temperature ..................................................... –40°C to +125°C
Junction Temperature .................................................................... +150°C
Lead Temperature (soldering, 10s) ............................................... +300°C
ABSOLUTE MAXIMUM RATINGS
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant


















































































































































G = 1 G = 1















































G = 1 G = 1



































































































































































































































G = 100, 1000
G = 1000 BW Limit
































TYPICAL PERFORMANCE CURVES (CONT)

































G = 10, 100
G = 1
G = 1000





























































OUTPUT VOLTAGE SWING vs OUTPUT CURRENT

























Single Power Supply, V– = 0V
Ground-Referred Load
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TYPICAL PERFORMANCE CURVES (CONT)























RL = ∞(Noise Floor)
G = 10
TYPICAL PERFORMANCE CURVES (CONT)


























Figure 1 shows the basic connections required for operation
of the INA118. Applications with noisy or high impedance
power supplies may require decoupling capacitors close to
the device pins as shown.
The output is referred to the output reference (Ref) terminal
which is normally grounded. This must be a low-impedance
connection to assure good common-mode rejection. A resis-
tance of 12Ω in series with the Ref pin will cause a typical
device to degrade to approximately 80dB CMR (G = 1).
SETTING THE GAIN
Gain of the INA118 is set by connecting a single external
resistor, RG, connected between pins 1 and 8:
Commonly used gains and resistor values are shown in
Figure 1.
The 50kΩ term in Equation 1 comes from the sum of the two
internal feedback resistors of A1 and A2. These on-chip
metal film resistors are laser trimmed to accurate absolute
values. The accuracy and temperature coefficient of these
resistors are included in the gain accuracy and drift specifi-
cations of the INA118.
(1)
G = 1 + 50kΩ
RG
FIGURE 1. Basic Connections.
















The stability and temperature drift of the external gain
setting resistor, RG, also affects gain. RG’s contribution to
gain accuracy and drift can be directly inferred from the gain
equation (1). Low resistor values required for high gain can
make wiring resistance important. Sockets add to the wiring
resistance which will contribute additional gain error (possi-
bly an unstable gain error) in gains of approximately 100 or
greater.
DYNAMIC PERFORMANCE
The typical performance curve “Gain vs Frequency” shows
that, despite its low quiescent current, the INA118 achieves
wide bandwidth, even at high gain. This is due to the
current-feedback topology of the INA118. Settling time also
remains excellent at high gain.
The INA118 exhibits approximately 3dB peaking at 500kHz
in unity gain. This is a result of its current-feedback topol-
ogy and is not an indication of instability. Unlike an op amp
with poor phase margin, the rise in response is a predictable
+6dB/octave due to a response zero. A simple pole at
































































The INA118 provides very low noise in most applications.
For differential source impedances less than 1kΩ, the INA103
may provide lower noise. For source impedances greater
than 50kΩ, the INA111 FET-Input Instrumentation Ampli-
fier may provide lower noise.
Low frequency noise of the INA118 is approximately
0.28µVp-p measured from 0.1 to 10Hz (G≥100). This pro-
vides dramatically improved noise when compared to state-
of-the-art chopper-stabilized amplifiers.
OFFSET TRIMMING
The INA118 is laser trimmed for low offset voltage and
drift. Most applications require no external offset adjust-
ment. Figure 2 shows an optional circuit for trimming the
output offset voltage. The voltage applied to Ref terminal is
summed at the output. The op amp buffer provides low
impedance at the Ref terminal to preserve good common-
mode rejection.
FIGURE 2. Optional Trimming of Output Offset Voltage.
INPUT BIAS CURRENT RETURN PATH
The input impedance of the INA118 is extremely high—
approximately 1010Ω. However, a path must be provided for
the input bias current of both inputs. This input bias current
is approximately ±5nA. High input impedance means that
this input bias current changes very little with varying input
voltage.
Input circuitry must provide a path for this input bias current
for proper operation. Figure 3 shows various provisions for
an input bias current path. Without a bias current path, the
inputs will float to a potential which exceeds the common-
mode range of the INA118 and the input amplifiers will
saturate.
If the differential source resistance is low, the bias current
return path can be connected to one input (see the thermo-
couple example in Figure 3). With higher source impedance,
using two equal resistors provides a balanced input with
possible advantages of lower input offset voltage due to bias
current and better high-frequency common-mode rejection.
INPUT COMMON-MODE RANGE
The linear input voltage range of the input circuitry of the
INA118 is from approximately 0.6V below the positive
supply voltage to 1V above the negative supply. As a
differential input voltage causes the output voltage to in-
crease, however, the linear input range will be limited by the
output voltage swing of amplifiers A1 and A2. Thus, the
linear common-mode input range is related to the output
voltage of the complete amplifier. This behavior also de-
pends on supply voltage—see performance curves “Input
Common-Mode Range vs Output Voltage”.
Input-overload can produce an output voltage that appears
normal. For example, if an input overload condition drives
both input amplifiers to their positive output swing limit, the
difference voltage measured by the output amplifier will be
near zero. The output of the INA118 will be near 0V even
though both inputs are overloaded.
LOW VOLTAGE OPERATION
The INA118 can be operated on power supplies as low as
±1.35V. Performance of the INA118 remains excellent with
power supplies ranging from ±1.35V to ±18V. Most param-
eters vary only slightly throughout this supply voltage range—
see typical performance curves. Operation at very low sup-
ply voltage requires careful attention to assure that the input
voltages remain within their linear range. Voltage swing
requirements of internal nodes limit the input common-
mode range with low power supply voltage. Typical perfor-
mance curves, “Input Common-Mode Range vs Output
Voltage” show the range of linear operation for a various
supply voltages and gains.











































A1 Out = VCM – VBE – (10µA • 25kΩ) – VO/2
A2 Out = VCM – VBE – (10µA • 25kΩ) + VO/2
Output Swing Range A1, A2; (V+) – 0.65V to (V–) + 0.06V
Amplifier Linear Input Range: (V+) – 0.65V to (V–) + 0.98V
–






(V+) – 0.8V to (V–) + 0.35V
SINGLE SUPPLY OPERATION
The INA118 can be used on single power supplies of +2.7V
to +36V. Figure 5 shows a basic single supply circuit. The
output Ref terminal is connected to ground. Zero differential
input voltage will demand an output voltage of 0V (ground).
Actual output voltage swing is limited to approximately
35mV above ground, when the load is referred to ground as
shown. The typical performance curve “Output Voltage vs
Output Current” shows how the output voltage swing varies
with output current.
With single supply operation, VIN and VIN must both be
0.98V above ground for linear operation. You cannot, for
instance, connect the inverting input to ground and measure
a voltage connected to the non-inverting input.
To illustrate the issues affecting low voltage operation,
consider the circuit in Figure 5. It shows the INA118,
operating from a single 3V supply. A resistor in series with
the low side of the bridge assures that the bridge output
voltage is within the common-mode range of the amplifier’s
inputs. Refer to the typical performance curve “Input Com-
mon-Mode Range vs Output Voltage” for 3V single supply
operation.
INPUT PROTECTION
The inputs of the INA118 are individually protected for
voltages up to ±40V. For example, a condition of –40V on
one input and +40V on the other input will not cause
damage. Internal circuitry on each input provides low series
impedance under normal signal conditions. To provide
equivalent protection, series input resistors would contribute
excessive noise. If the input is overloaded, the protection
circuitry limits the input current to a safe value of approxi-
mately 1.5 to 5mA. The typical performance curve “Input
Bias Current vs Input Overload Voltage” shows this input
current limit behavior. The inputs are protected even if the
power supplies are disconnected or turned off.
FIGURE 4. INA118 Simplified Circuit Diagram.
INSIDE THE INA118
Figure 1 shows a simplified representation of the INA118.
The more detailed diagram shown here provides addi-
tional insight into its operation.
Each input is protected by two FET transistors that
provide a low series resistance under normal signal con-
ditions, preserving excellent noise performance. When
excessive voltage is applied, these transistors limit input
current to approximately 1.5 to 5mA.
The differential input voltage is buffered by Q1 and Q2
and impressed across RG, causing a signal current to flow
through RG, R1 and R2. The output difference amp, A3,
removes the common-mode component of the input sig-
nal and refers the output signal to the Ref terminal.
Equations in the figure describe the output voltages of A1
and A2. The VBE and IR drop across R1 and R2 produce
output voltages on A1 and A2 that are approximately 1V





FIGURE 9. ECG Amplifier With Right-Leg Drive.





FIGURE 5. Single-Supply Bridge Amplifier.
FIGURE 6. AC-Coupled Instrumentation Amplifier.
SEEBECK
ISA COEFFICIENT
TYPE MATERIAL ( µV/°C) R1, R2
E + Chromel 58.5 66.5kΩ
– Constantan
J + Iron 50.2 76.8kΩ
– Constantan
K + Chromel 39.4 97.6kΩ
– Alumel
T + Copper 38.0 102kΩ
– Constantan








NOTE: (1) R1 required to create proper common-mode voltage,





























































Appendix O - Index 




A PowerPoint presentation designed to lead the reader/viewer 
into some of the more critical screens that will seen on the GUI. 
Screen captures of the Remote GUI (RGUI) as well as the 
Acebus - 8051 Microconrtoller Family Development 
Environment - are also included  in this presentation. Each 




A spreadsheet containing injection, and system acquired data, 
using the Calibration Screen. This data is used to evaluate the 
accuracy of the data acquisition hardware as well as the GUI 
data evaluation and calculation algorithms. Graphs are plotted 
graphically display the test results. 
Repeatability 
Test As Recorded 
A spreadsheet containing the raw system acquired and evaluated 




A spreadsheet containing the same data as displayed in the file 
mentioned above “Repeatability Test As Recorded”, with the 
highest and lowest recorded being highlighted. Also displayed is 
the Forty Point Average and the Difference Between The 
Averaged Maximum And Minimum Acquired Values. Graphs 
are plotted graphically display the test results. 
Test Results 1  
2006-4-12  
13H11M2 
Test results captured and stored for a simulated 10 pair bar test. 
This spreadsheet displays a typical test recording with all 
possible faults taking into account.  
Test Results  
2006-4-12  
13H53M53 
Another set of test results captured and stored for a simulated 10 
pair bar test. This spreadsheet displays a typical test recording 
with all possible faults taking into account. Note that in this 
spreadsheet there are only 9 recordings of 100 successive 
readings. This is because an Emergency Stop was invoked on 
















ID @ TC = 25°C Continuous Drain Current, VGS @ 10V 10
ID @ TC = 100°C Continuous Drain Current, VGS @ 10V 7.0 A
IDM Pulsed Drain Current  35
PD @TC = 25°C Power Dissipation 48 W
Linear Derating Factor 0.32 W/°C
VGS Gate-to-Source Voltage  ± 16 V
EAS Single Pulse Avalanche Energy 85 mJ
IAR Avalanche Current 6.0 A
EAR Repetitive Avalanche Energy 4.8 mJ
dv/dt Peak Diode Recovery dv/dt  5.0 V/ns
TJ Operating Junction and -55  to + 175
TSTG Storage Temperature Range
Soldering Temperature, for 10 seconds 300 (1.6mm from case )
°C
Absolute Maximum Ratings
Parameter Typ. Max. Units
RθJC Junction-to-Case ––– 3.1
RθJA Junction-to-Ambient (PCB mount) ** ––– 50 °C/W
RθJA Junction-to-Ambient ––– 110
Thermal Resistance
   D -P A K
T O -252A A
   I-P A K
T O -251AA
l Surface Mount (IRLR120N)
l Straight Lead (IRLU120N)
l Advanced Process Technology
l Fast Switching
l Fully Avalanche Rated
Fifth Generation HEXFETs from International Rectifier
utilize advanced processing techniques to achieve the
lowest possible on-resistance per silicon area.  This
benefit, combined with the fast switching speed and
ruggedized device design that HEXFET Power
MOSFETs are well known for, provides the designer
with an extremely efficient device for use in a wide
variety of applications.
The D-PAK is designed for surface mounting using
vapor  phase, infrared, or wave soldering techniques.
The straight lead version (IRFU series) is for through-
hole mounting applications.  Power dissipation levels






Parameter Min. Typ. Max. Units         Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage 100 ––– ––– V VGS = 0V, ID = 250µA
∆V(BR)DSS/∆TJ Breakdown Voltage Temp. Coefficient ––– 0.12 ––– V/°C Reference to 25°C, ID = 1mA
––– ––– 0.185 VGS = 10V, ID = 6.0A 
––– ––– 0.225 W VGS = 5.0V, ID = 6.0A 
––– ––– 0.265 VGS = 4.0V, ID = 5.0A 
VGS(th) Gate Threshold Voltage 1.0 ––– 2.0 V VDS = VGS, ID = 250µA
gfs Forward Transconductance 3.1 ––– ––– S VDS = 25V, ID = 6.0A
––– ––– 25
µA
VDS = 100V, VGS = 0V
––– ––– 250 VDS = 80V, VGS = 0V, TJ = 150°C
Gate-to-Source Forward Leakage ––– ––– 100
nA
VGS = 16V
Gate-to-Source Reverse Leakage ––– ––– -100 VGS = -16V
Qg Total Gate Charge ––– ––– 20 ID = 6.0A
Qgs Gate-to-Source Charge ––– ––– 4.6 nC VDS = 80V
Qgd Gate-to-Drain ("Miller") Charge ––– ––– 10 VGS = 5.0V, See Fig. 6 and 13 
td(on) Turn-On Delay Time ––– 4.0 ––– VDD = 50V
tr Rise Time ––– 35 ––– ns
ID = 6.0A
td(off) Turn-Off Delay Time ––– 23 ––– RG = 11Ω, VGS = 5.0V




and center of die contact
Ciss Input Capacitance ––– 440 ––– VGS = 0V
Coss Output Capacitance ––– 97 ––– pF VDS = 25V
Crss Reverse Transfer Capacitance ––– 50 ––– ƒ = 1.0MHz, See Fig. 5






LS Internal Source Inductance –––  7.5 –––
RDS(on) Static Drain-to-Source On-Resistance
LD Internal Drain Inductance –––   4.5     –––




 Parameter Min. Typ. Max. Units        Conditions








VSD Diode Forward Voltage ––– ––– 1.3 V TJ = 25°C, IS = 6.0A, VGS = 0V 
trr Reverse Recovery Time ––– 110 160 ns TJ = 25°C, IF =6.0A
Qrr Reverse RecoveryCharge ––– 410 620 nC di/dt = 100A/µs 
ton Forward Turn-On Time Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)





 VDD = 25V, starting TJ = 25°C, L = 4.7mH
     RG = 25Ω, IAS = 6.0A. (See Figure 12)
 Repetitive rating;  pulse width limited by
     max. junction temperature. ( See fig. 11 )
 **   When mounted on 1" square PCB (FR-4 or G-10 Material ) .
       For recommended footprint and soldering techniques refer to application note #AN-994
 ISD ≤ 6.0A, di/dt ≤ 340A/µs, VDD ≤ V(BR)DSS,
     TJ ≤ 175°C
 Uses IRL520N data and test conditions.
 This is applied for I-PAK, LS of D-PAK is measured between lead and
     center of  die contact
 Pulse width ≤ 300µs; duty cycle ≤ 2%.
IRLR/U120N
www.irf.com 3
Fig 3.   Typical Transfer Characteristics Fig 4.   Normalized On-Resistance
Vs. Temperature
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Fig 8.   Maximum Safe Operating Area
Fig 6.   Typical Gate Charge Vs.
Gate-to-Source Voltage
Fig 5.   Typical Capacitance Vs.
Drain-to-Source Voltage
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Fig 9.  Maximum Drain Current Vs.
Case Temperature





td(on) tr td(off) tf
Fig 10b.   Switching Time Waveforms
VDS
Pulse Width ≤ 1 µs





































0.00001 0.0001 0.001 0.01 0.1
Notes:
1. Duty factor D = t   / t
2. Peak T = P x  Z + T
1 2


















   




















Fig 13b.  Gate Charge Test CircuitFig 13a.  Basic Gate Charge Waveform















Fig 12b.  Unclamped Inductive Waveforms
Fig 12a.  Unclamped Inductive Test Circuit
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Fig 14. For N-Channel HEXFETS
* VGS = 5V for Logic Level Devices






•  dv/dt controlled by RG
•  Driver same type as D.U.T.
•  ISD controlled by Duty Factor "D"
•  D.U.T. - Device Under Test
D.U.T Circuit Layout Considerations   •  Low Stray Inductance
   •  Ground Plane
   •  Low Leakage Inductance
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N O TE S :
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      2   C O N TR O LLING  D IM E N S IO N  : INC H.
      3   C O N FO R M S  TO  JE DE C OU TLIN E  TO -252A A .
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Tape & Reel Information
TO-252AA
T R
16.3 ( .641  )
15.7 ( .619  )
8 .1 ( .318  )
7 .9 ( .312  )
12 .1  ( .476 )
11 .9  ( .469 )
F E E D  D IR E C T IO N F E E D  D IR E C T IO N
16 .3  ( .641 )
15 .7  ( .619 )
T R R T R L
N O T E S :
1 .  C O N T R O LLIN G  D IM EN S IO N  : M ILL IM ET E R .
2 .  A LL  D IM EN S IO N S  A R E  SH O W N  IN  M ILL IM ET E R S  ( IN C H E S  ).
3 .  O U T L IN E  C O N F O R M S  T O  E IA -481  &  E IA -541.
N O T E S  :
1. O U T L IN E  C O N F O R M S  T O  E IA -481 .
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The LM741 series are general purpose operational amplifi-
ers which feature improved performance over industry stan-
dards like the LM709. They are direct, plug-in replacements
for the 709C, LM201, MC1439 and 748 in most applications.
The amplifiers offer many features which make their appli-
cation nearly foolproof: overload protection on the input and
output, no latch-up when the common mode range is ex-
ceeded, as well as freedom from oscillations.
The LM741C/LM741E are identical to the LM741/LM741A
except that the LM741C/LM741E have their performance
guaranteed over a 0§C to a70§C temperature range, in-





C1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.
Absolute Maximum Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 5)
LM741A LM741E LM741 LM741C
Supply Voltage g22V g22V g22V g18V
Power Dissipation (Note 1) 500 mW 500 mW 500 mW 500 mW
Differential Input Voltage g30V g30V g30V g30V
Input Voltage (Note 2) g15V g15V g15V g15V
Output Short Circuit Duration Continuous Continuous Continuous Continuous
Operating Temperature Range b55§C to a125§C 0§C to a70§C b55§C to a125§C 0§C to a70§C
Storage Temperature Range b65§C to a150§C b65§C to a150§C b65§C to a150§C b65§C to a150§C
Junction Temperature 150§C 100§C 150§C 100§C
Soldering Information
N-Package (10 seconds) 260§C 260§C 260§C 260§C
J- or H-Package (10 seconds) 300§C 300§C 300§C 300§C
M-Package
Vapor Phase (60 seconds) 215§C 215§C 215§C 215§C
Infrared (15 seconds) 215§C 215§C 215§C 215§C
See AN-450 ‘‘Surface Mounting Methods and Their Effect on Product Reliability’’ for other methods of soldering
surface mount devices.
ESD Tolerance (Note 6) 400V 400V 400V 400V




Min Typ Max Min Typ Max Min Typ Max
Input Offset Voltage TA e 25§C
RS s 10 kX 1.0 5.0 2.0 6.0 mV
RS s 50X 0.8 3.0 mV
TAMIN s TA s TAMAX
RS s 50X 4.0 mV




Input Offset Voltage TA e 25§C, VS e g20V
g10 g15 g15 mV
Adjustment Range
Input Offset Current TA e 25§C 3.0 30 20 200 20 200 nA




Input Bias Current TA e 25§C 30 80 80 500 80 500 nA
TAMIN s TA s TAMAX 0.210 1.5 0.8 mA
Input Resistance TA e 25§C, VS e g20V 1.0 6.0 0.3 2.0 0.3 2.0 MX
TAMIN s TA s TAMAX, 0.5 MX
VS e g20V
Input Voltage Range TA e 25§C g12 g13 V
TAMIN s TA s TAMAX g12 g13 V
Large Signal Voltage Gain TA e 25§C, RL t 2 kX
VS e g20V, VO e g15V 50 V/mV
VS e g15V, VO e g10V 50 200 20 200 V/mV
TAMIN s TA s TAMAX,
RL t 2 kX,
VS e g20V, VO e g15V 32 V/mV
VS e g15V, VO e g10V 25 15 V/mV
VS e g5V, VO e g2V 10 V/mV
2




Min Typ Max Min Typ Max Min Typ Max
Output Voltage Swing VS e g20V
RL t 10 kX g16 V
RL t 2 kX g15 V
VS e g15V
RL t 10 kX g12 g14 g12 g14 V
RL t 2 kX g10 g13 g10 g13 V
Output Short Circuit TA e 25§C 10 25 35 25 25 mA
Current TAMIN s TA s TAMAX 10 40 mA
Common-Mode TAMIN s TA s TAMAX
Rejection Ratio RS s 10 kX, VCM e g12V 70 90 70 90 dB
RS s 50X, VCM e g12V 80 95 dB
Supply Voltage Rejection TAMIN s TA s TAMAX,
Ratio VS e g20V to VS e g5V
RS s 50X 86 96 dB
RS s 10 kX 77 96 77 96 dB
Transient Response TA e 25§C, Unity Gain
Rise Time 0.25 0.8 0.3 0.3 ms
Overshoot 6.0 20 5 5 %
Bandwidth (Note 4) TA e 25§C 0.437 1.5 MHz
Slew Rate TA e 25§C, Unity Gain 0.3 0.7 0.5 0.5 V/ms
Supply Current TA e 25§C 1.7 2.8 1.7 2.8 mA
Power Consumption TA e 25§C
VS e g20V 80 150 mW
VS e g15V 50 85 50 85 mW
LM741A VS e g20V
TA e TAMIN 165 mW
TA e TAMAX 135 mW
LM741E VS e g20V
TA e TAMIN 150 mW
TA e TAMAX 150 mW
LM741 VS e g15V
TA e TAMIN 60 100 mW
TA e TAMAX 45 75 mW
Note 1: For operation at elevated temperatures, these devices must be derated based on thermal resistance, and Tj max. (listed under ‘‘Absolute Maximum
Ratings’’). Tj e TA a (ijA PD).
Thermal Resistance Cerdip (J) DIP (N) HO8 (H) SO-8 (M)
ijA (Junction to Ambient) 100§C/W 100§C/W 170§C/W 195§C/W
ijC (Junction to Case) N/A N/A 25§C/W N/A
Note 2: For supply voltages less than g15V, the absolute maximum input voltage is equal to the supply voltage.
Note 3: Unless otherwise specified, these specifications apply for VS e g15V, b55§C s TA s a125§C (LM741/LM741A). For the LM741C/LM741E, these
specifications are limited to 0§C s TA s a70§C.
Note 4: Calculated value from: BW (MHz) e 0.35/Rise Time(ms).
Note 5: For military specifications see RETS741X for LM741 and RETS741AX for LM741A.





Order Number LM741H, LM741H/883*,
LM741AH/883 or LM741CH
See NS Package Number H08C
Dual-In-Line or S.O. Package
TL/H/9341–3
Order Number LM741J, LM741J/883,
LM741CM, LM741CN or LM741EN
See NS Package Number J08A, M08A or N08E
Ceramic Dual-In-Line Package
TL/H/9341–5
Order Number LM741J-14/883*, LM741AJ-14/883**
See NS Package Number J14A
*also available per JM38510/10101




See NS Package Number W10A
*LM741H is available per JM38510/10101
4
Physical Dimensions inches (millimeters)
Metal Can Package (H)
Order Number LM741H, LM741H/883, LM741AH/883, LM741CH or LM741EH
NS Package Number H08C
5
Physical Dimensions inches (millimeters) (Continued)
Ceramic Dual-In-Line Package (J)
Order Number LM741CJ or LM741J/883
NS Package Number J08A
Ceramic Dual-In-Line Package (J)
Order Number LM741J-14/883 or LM741AJ-14/883
NS Package Number J14A
6
Physical Dimensions inches (millimeters) (Continued)
Small Outline Package (M)
Order Number LM741CM
NS Package Number M08A
Dual-In-Line Package (N)
Order Number LM741CN or LM741EN























Physical Dimensions inches (millimeters) (Continued)
10-Lead Ceramic Flatpak (W)
Order Number LM741W/883
NS Package Number W10A
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The ability to operate from a single power supply of 5.0 V to 30 V or
15 V split supplies, as commonly used with operational amplifiers,
makes the LM211/LM311 a truly versatile comparator. Moreover, the
inputs of the device can be isolated from system ground while the
output can drive loads referenced either to ground, the VCC or the VEE
supply. This flexibility makes it possible to drive DTL, RTL, TTL, or
MOS logic. The output can also switch voltages to 50 V at currents to
50 mA, therefore, the LM211/LM311 can be used to drive relays,
lamps or solenoids.
Features
• Pb−Free Packages are Available
Figure 1. Typical Comparator Design Configurations
Split  Power Supply with Offset Balance Single Supply
Ground−Referred Load



























































Input polarity is reversed when

















Input polarity is reversed when










































See detailed ordering and shipping information and marking
information in the package dimensions section on page 7 of
this data sheet.






MAXIMUM RATINGS (TA = +25°C, unless otherwise noted.)
Rating Symbol LM211 LM311 Unit
Total Supply Voltage VCC + VEE 36 36 Vdc
Output to Negative Supply Voltage VO −VEE 50 40 Vdc
Ground to Negative Supply Voltage VEE 30 30 Vdc
Input Differential Voltage VID ±30 ±30 Vdc
Input Voltage (Note 2) Vin ±15 ±15 Vdc
Voltage at Strobe Pin − VCC to VCC−5 VCC to VCC−5 Vdc
Power Dissipation and Thermal Characteristics
Plastic DIP PD 625 mW
Derate Above TA = +25°C RJA 5.0 mW/°C
Operating Ambient Temperature Range TA −25 to +85 0 to +70 °C
Operating Junction Temperature TJ(max) +150 +150 °C
Storage Temperature Range Tstg −65 to +150 −65 to +150 °C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = −15 V, TA = 25°C, unless otherwise noted) Note 1
LM211 LM311
Characteristic Symbol Min Typ Max Min Typ Max Unit
Input Offset Voltage (Note 3) VIO mV
RS ≤  50 k, TA = +25°C − 0.7 3.0 − 2.0 7.5
RS ≤  50 k, Tlow ≤ TA ≤ Thigh* − − 4.0 − − 10
Input Offset Current (Note 3) TA = +25°C IIO − 1.7 10 − 1.7 50 nA
Tlow ≤ TA ≤ Thigh* − − 20 − − 70
Input Bias Current TA = +25°C IIB − 45 100 − 45 250 nA
Tlow ≤ TA ≤ Thigh* − − 150 − − 300
Voltage Gain AV 40 200 − 40 200 − V/mV
Response Time (Note 4) − 200 − − 200 − ns
Saturation Voltage VOL V
VID ≤ −5.0 mV, IO = 50 mA, TA = 25°C − 0.75 1.5 − − −
VID ≤−10 mV, IO = 50 mA, TA = 25°C − − − − 0.75 1.5
VCC ≥ 4.5 V, VEE = 0, Tlow ≤ TA ≤ Thigh*
VID ≤6.0 mV, Isink ≤ 8.0 mA − 0.23 0.4 − − −
VID ≤10 mV, Isink ≤ 8.0 mA − − − − 0.23 0.4
Strobe ”On” Current (Note 5) IS − 3.0 − − 3.0 − mA
Output Leakage Current
VID ≥ 5.0 mV, VO= 35 V, TA = 25°C, Istrobe= 3.0 mA − 0.2 10 − − − nA
VID ≥ 10 mV, VO= 35 V, TA = 25°C, Istrobe= 3.0 mA − − − − 0.2 50 nA
VID ≥ 5.0 mV, VO= 35 V, Tlow ≤ TA ≤ Thigh* − 0.1 0.5 − − − A







Positive Supply Current ICC − +2.4 +6.0 − +2.4 +7.5 mA
Negative Supply Current IEE − −1.3 −5.0 − −1.3 −5.0 mA
* LM211: Tlow = −25°C, Thigh = +85°C
LM311: Tlow = 0°C, Thigh = +70°C
1. Offset voltage, offset current and bias current specifications apply for a supply voltage range from a single 5.0 V supply up to ±15 V supplies.
2. This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is
equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
3. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA
load. Thus, these parameters define an error band and take into account the “worst case” effects of voltage gain and input impedance.
4. The response time specified is for a 100 mV input step with 5.0 mV overdrive.




Figure 2. Circuit Schematic
Figure 3. Input Bias Current
versus Temperature
Figure 4. Input Offset Current
versus Temperature
Figure 5. Input Bias Current versus
Differential Input Voltage
Figure 6. Common Mode Limits
versus Temperature
TA, TEMPERATURE (°C) TA, TEMPERATURE (°C)
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VCC = +15 V




















) Referred to Supply Voltages
VCC = +15 V
VEE = −15 V
TA = +25°C
Normal
Pins 5 & 6 Tied
to VCC
VCC = +15 V
VEE = −15 V





Figure 7. Response Time for
Various Input Overdrives
Figure 8. Response Time for
Various Input Overdrives
Figure 9. Response Time for
Various Input Overdrives
Figure 10. Response Time for
Various Input Overdrives
Figure 11. Output Short Circuit Current
Characteristics and Power Dissipation
Figure 12. Output Saturation Voltage
versus Output Current
tTLH, RESPONSE TIME (s) tTHL, RESPONSE TIME (s)
tTLH, RESPONSE TIME (s) tTHL, RESPONSE TIME (s)
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TA =  +25°C
TA = −55°C
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VCC =  +15 V
VEE = −15 V
TA = +25°C
VCC =  +15 V
VEE = −15 V
TA = +25°C
VCC =  +15 V
VEE = −15 V
TA = +25°C
VCC =  +15 V






Figure 13. Output Leakage Current
versus Temperature
Figure 14. Power Supply Current
versus Supply Voltage
Figure 15. Power Supply Current
versus Temperature
APPLICATIONS INFORMATION
Figure 16. Improved Method of Adding
Hysteresis Without Applying Positive
Feedback to the Inputs
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Positive and Negative Supply − Output High



















































VCC =  +15 V
VEE = −15 V
TA =  +25°C
Output VO = +50 V (LM211 only)
Positive Supply − Output  Low
Positive and Negative Power Supply − Output H igh
VCC =  +15 V




TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS
When a high speed comparator such as the LM211 is used
with high speed input signals and low source impedances,
the output response will normally be fast and stable,
providing the power supplies have been bypassed (with
0.1F disc capacitors), and that the output signal is routed
well away from the inputs (Pins 2 and 3) and also away from
Pins 5 and 6.
However, when the input signal is a voltage ramp or a slow
sine wave, or if the signal source impedance is high (1.0 k
to 100 k), the comparator may burst into oscillation near
the crossing−point. This is due to the high gain and wide
bandwidth of comparators like the LM211 series. To avoid
oscillation or instability in such a usage, several precautions
are recommended, as shown in Figure 16.
The trim pins (Pins 5 and 6) act as unwanted auxiliary
inputs. If these pins are not connected to a trim−pot, they
should be shorted together. If they are connected to a
trim−pot, a 0.01 F capacitor (C1) between Pins 5 and 6 will
minimize the susceptibility to AC coupling. A smaller
capacitor is used if Pin 5 is used for positive feedback as in
Figure 16. For the fastest response time, tie both balance pins
to VCC.
Certain sources will produce a cleaner comparator output
waveform if a 100 pF to 1000 pF capacitor (C2) is connected
directly across the input pins. When the signal source is
applied through a resistive network, R1, it is usually
advantageous to choose R2 of the same value, both for DC
and for dynamic (AC) considerations. Carbon, tin−oxide,
and metal−film resistors have all been used with good results
in comparator input circuitry, but inductive wirewound
resistors should be avoided.
When comparator circuits use input resistors (e.g.,
summing resistors), their value and placement are particularly
important. In all cases the body of the resistor should be close
to the device or socket. In other words, there should be a very
short lead length or printed−circuit foil run between
comparator and resistor to radiate or pick up signals. The
same applies to capacitors, pots, etc. For example, if R1 =
10 k, as little as 5 inches of lead between the resistors and
the input pins can result in oscillations that are very hard to
dampen. Twisting these input leads tightly is the best
alternative to placing resistors close to the comparator.
Since feedback to almost any pin of a comparator can
result in oscillation, the printed−circuit layout should be
engineered thoughtfully. Preferably there should be a
groundplane under the LM211 circuitry (e.g., one side of a
double layer printed circuit board). Ground, positive supply
or negative supply foil should extend between the output and
the inputs to act as a guard. The foil connections for the
inputs should be as small and compact as possible, and
should be essentially surrounded by ground foil on all sides
to guard against capacitive coupling from any fast
high−level signals (such as the output). If Pins 5 and 6 are not
used, they should be shorted together. If they are connected
to a trim−pot, the trim−pot should be located no more than
a few inches away from the LM211, and a 0.01 F capacitor
should be installed across Pins 5 and 6. If this capacitor
cannot be used, a shielding printed−circuit foil may be
advisable between Pins 6 and 7. The power supply  bypass
capacitors should be located within a couple inches of the
LM211.
A standard procedure is to add hysteresis to a comparator
to prevent oscillation, and to avoid excessive noise on the
output. In the circuit of Figure 17, the feedback resistor of
510 k from the output to the positive input will cause about
3.0 mV of hysteresis. However, if R2 is larger than 100 ,
such as 50 k, it would not be practical to simply increase
the value of the positive feedback resistor proportionally
above 510 k to maintain the same amount of hysteresis.
When both inputs of the LM211 are connected to active
signals, or if a high−impedance signal is driving the positive
input of the LM211 so that positive feedback would be
disruptive, the circuit of Figure 16 is ideal. The positive
feedback is applied to Pin 5 (one of the offset adjustment
pins). This will be sufficient to cause 1.0 mV to 2.0 mV
hysteresis and sharp transitions with input triangle waves
from a few Hz to hundreds of kHz. The positive−feedback
signal across the 82 resistor swings 240 mV below the
positive supply. This signal is centered around the nominal
voltage at Pin 5, so this feedback does not add to the offset
voltage of the comparator. As much as 8.0 mV of offset





Figure 18. Zero−Crossing Detector
Driving CMOS Logic
Figure 19. Relay Driver with Strobe Capability




































Device Package Shipping †
LM211D SOIC−8
LM211DR2 SOIC−8
98 Units / Rail
LM211DR2G SOIC−8
(Pb−Free)
   
LM311D SOIC−8 2500 Units / Reel
LM311DG SOIC−8
(Pb−Free)








50 Units / Rail














x = 2 or 3
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year














1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).


















MAM0.13 (0.005) B MT
DIM MIN MAX MIN MAX
INCHESMILLIMETERS
A 9.40 10.16 0.370 0.400
B 6.10 6.60 0.240 0.260
C 3.94 4.45 0.155 0.175
D 0.38 0.51 0.015 0.020
F 1.02 1.78 0.040 0.070
G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
M −−− 10  −−− 10  






















*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and













1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.









MIN MAX MIN MAX
INCHES
4.80 5.00 0.189 0.197
MILLIMETERS
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
H 0.10 0.25 0.004 0.010
J 0.19 0.25 0.007 0.010
K 0.40 1.27 0.016 0.050
M 0  8  0  8  
N 0.25 0.50 0.010 0.020






YM0.25 (0.010) Z S X S
M
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• Output Current up to 1A                                                          
• Output Voltages of 5, 6, 8, 9, 10, 12, 15, 18, 24V    
• Thermal Overload Protection                                                 
• Short Circuit Protection
• Output Transistor Safe Operating Area Protection 
Description
The MC78XX/LM78XX/MC78XXA series of three 
terminal positive  regulators are  available  in the 
TO-220/D-PAK package and with several fixed output 
voltages,  making them useful in a wide range of 
applications. Each type employs internal current limiting,
thermal shut down and safe operating area protection, 
making it essentially indestructible. If adequate heat sinking
is provided, they can deliver  over 1A output current.
Although designed primarily as fixed voltage regulators,
these devices can be used with external components to
obtain adjustable voltages and currents.
TO-220
D-PAK










(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI = 10V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in Vo due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Value Unit
Input Voltage (for VO = 5V to 18V)







Thermal Resistance Junction-Cases (TO-220) RθJC 5 oC/W
Thermal Resistance Junction-Air (TO-220) RθJA 65 oC/W
Operating Temperature Range TOPR 0 ~ +125 oC






TJ =+25 oC 4.8 5.0 5.2
5.0mA ≤ Io ≤ 1.0A, PO ≤ 15W
VI = 7V to 20V 4.75 5.0 5.25
 V
Line Regulation (Note1) Regline TJ=+25 oC
VO = 7V to 25V - 4.0 100
mV
VI = 8V to 12V - 1.6 50
Load Regulation (Note1) Regload TJ=+25 oC
IO = 5.0mA to1.5A - 9 100
mVIO =250mA to 
750mA - 4 50
Quiescent Current IQ TJ =+25 oC - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.03 0.5
mA
VI= 7V to 25V - 0.3 1.3
Output Voltage Drift ∆VO/∆T IO= 5mA - -0.8 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA=+25 oC - 42 - µV/Vo
Ripple Rejection RR f = 120HzVO = 8V to 18V
62 73 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 15 - mΩ
Short Circuit Current ISC VI = 35V, TA =+25 oC - 230 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =11V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 5.75 6.0 6.25
5.0mA ≤ IO ≤ 1.0A, PO ≤ 15W
VI = 8.0V to 21V 5.7 6.0 6.3
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 8V to 25V - 5 120
mV
VI = 9V to 13V - 1.5 60
Load Regulation (Note1) Regload TJ =+25 oC
IO =5mA to 1.5A - 9 120
mV
IO =250mA to750A - 3 60
Quiescent Current IQ TJ =+25 oC - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1A - - 0.5
mA
VI = 8V to 25V - - 1.3
Output Voltage Drift ∆VO/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 45 - µV/Vo
Ripple Rejection RR f = 120HzVI = 9V to 19V
59 75 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 19 - mΩ
Short Circuit Current ISC VI= 35V, TA=+25 oC - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =14V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 7.7 8.0 8.3
5.0mA ≤  IO ≤ 1.0A, PO ≤ 15W
VI = 10.5V to 23V 7.6 8.0 8.4
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 10.5V to 25V - 5.0 160
mV
VI = 11.5V to 17V - 2.0 80
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5.0mA to 1.5A - 10 160
mV
IO= 250mA to 750mA - 5.0 80
Quiescent Current IQ TJ =+25 oC - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.05 0.5
mA
VI = 10.5A to 25V - 0.5 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 52 - µV/Vo
Ripple Rejection RR f = 120Hz, VI= 11.5V to 21.5V 56 73 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 230 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =15V, CI= 0.33µF, CO= 0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25°C 8.65 9 9.35
5.0mA≤ IO ≤1.0A, PO ≤15W
VI= 11.5V to 24V 8.6 9 9.4
 V
Line Regulation (Note1) Regline TJ=+25°C
VI = 11.5V to 25V - 6 180
mV
VI = 12V to 17V - 2 90
Load Regulation (Note1) Regload TJ=+25°C
IO = 5mA to 1.5A - 12 180
mV
IO = 250mA to 750mA - 4 90
Quiescent Current IQ TJ=+25°C - 5.0 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5 mA
VI = 11.5V to 26V - - 1.3
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ °C
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 °C - 58 - µV/Vo
Ripple Rejection RR f = 120HzVI = 13V to 23V
56 71 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25°C - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25°C - 250 - mA




(Refer to test circuit ,0°C< TJ < 125°C, IO = 500mA, VI =16V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 °C 9.6 10 10.4
5.0mA ≤ IO≤1.0A, PO ≤15W
VI = 12.5V to 25V 9.5 10 10.5
 V
Line Regulation (Note1) Regline TJ =+25°C
VI = 12.5V to 25V - 10 200
mV
VI = 13V to 25V - 3 100
Load Regulation (Note1) Regload TJ =+25°C
IO = 5mA to 1.5A - 12 200
mV
IO = 250mA to 750mA - 4 400
Quiescent Current IQ TJ =+25°C - 5.1 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5
mA
VI = 12.5V to 29V - - 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/°C
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 °C - 58 - µV/Vo
Ripple Rejection RR f = 120HzVI = 13V to 23V
56 71 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 °C - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 °C - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =19V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 11.5 12 12.5
5.0mA ≤ IO≤1.0A, PO≤15W
VI = 14.5V to 27V 11.4 12 12.6
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 14.5V to 30V - 10 240
mV
VI = 16V to 22V - 3.0 120
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 11 240
mV
IO = 250mA to 750mA - 5.0 120
Quiescent Current IQ TJ =+25 oC - 5.1 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.1 0.5
mA
VI = 14.5V to 30V - 0.5 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 76 - µV/Vo
Ripple Rejection RR f = 120HzVI = 15V to 25V
55 71 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 18 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 230 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =23V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 14.4 15 15.6
5.0mA ≤ IO ≤ 1.0A, PO ≤ 15W
VI = 17.5V to 30V 14.25 15 15.75
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 17.5V to 30V - 11 300
mV
VI = 20V to 26V - 3 150
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 12 300
mVIO = 250mA to  
750mA - 4 150
Quiescent Current IQ TJ =+25 oC - 5.2 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5
mA
VI = 17.5V to 30V - - 1.0
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 90 - µV/Vo
Ripple Rejection RR f = 120HzVI = 18.5V to 28.5V
54 70 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 19 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =27V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 17.3 18 18.7
5.0mA ≤ IO ≤1.0A, PO ≤15W
VI = 21V to 33V 17.1 18 18.9
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 21V to 33V - 15 360
mV
VI = 24V to 30V - 5 180
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 15 360
mV
IO = 250mA to 750mA - 5.0 180
Quiescent Current IQ TJ =+25 oC - 5.2 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - - 0.5
mA
VI = 21V to 33V - - 1
Output Voltage Drift ∆VO/∆T IO = 5mA - -1 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 110 - µV/Vo
Ripple Rejection RR f = 120HzVI = 22V to 32V
53 69 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 22 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 250 - mA




(Refer to test circuit ,0°C < TJ < 125°C, IO = 500mA, VI =33V, CI= 0.33µF, CO=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken






TJ =+25 oC 23 24 25
5.0mA ≤ IO ≤ 1.0A, PO ≤ 15W
VI = 27V to 38V 22.8 24 25.25
 V
Line Regulation (Note1) Regline TJ =+25 oC
VI = 27V to 38V - 17 480
mV
VI = 30V to 36V - 6 240
Load Regulation (Note1) Regload TJ =+25 oC
IO = 5mA to 1.5A - 15 480
mV
IO = 250mA to 750mA - 5.0 240
Quiescent Current IQ TJ =+25 oC - 5.2 8.0 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1.0A - 0.1 0.5
mA
VI = 27V to 38V - 0.5 1
Output Voltage Drift ∆VO/∆T IO = 5mA - -1.5 - mV/ oC
Output Noise Voltage VN f = 10Hz to 100KHz, TA =+25 oC - 60 - µV/Vo
Ripple Rejection RR f = 120HzVI = 28V to 38V
50 67 - dB
Dropout Voltage VDrop IO = 1A, TJ=+25 oC - 2 - V
Output Resistance rO f = 1KHz - 28 - mΩ
Short Circuit Current ISC VI = 35V, TA=+25 oC - 230 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 10V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25 oC 4.9 5 5.1
VIO = 5mA to 1A, PO ≤ 15W
VI = 7.5V to 20V
4.8 5 5.2
Line Regulation (Note1) Regline
VI = 7.5V to 25V
IO = 500mA
- 5 50
mVVI = 8V to 12V - 3 50
TJ =+25 oC
VI= 7.3V to 20V - 5 50
VI= 8V to 12V - 1.5 25
Load Regulation (Note1) Regload
TJ =+25 oC
IO = 5mA to 1.5A
- 9 100
mVIO = 5mA to 1A - 9 100
IO = 250mA to 750mA - 4 50
Quiescent Current IQ TJ =+25 oC - 5.0 6 mA
Quiescent Current 
Change ∆IQ
IO = 5mA to 1A - - 0.5
mAVI = 8 V to 25V, IO = 500mA - - 0.8
VI = 7.5V to 20V, TJ =+25 oC - - 0.8
Output Voltage Drift ∆V/∆T Io = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 oC
- 10 - µV/Vo 
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 8V to 18V
- 68 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I =11V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25 oC 5.58 6 6.12
VIO = 5mA to 1A, PO ≤ 15W
VI = 8.6V to 21V
5.76 6 6.24
Line Regulation (Note1) Regline
VI= 8.6V to 25V
IO = 500mA
- 5 60
mVVI= 9V to 13V - 3 60
TJ =+25 oC
VI= 8.3V to 21V - 5 60
VI= 9V to 13V - 1.5 30
Load Regulation (Note1) Regload
TJ =+25 oC
IO = 5mA to 1.5A
- 9 100
mVIO = 5mA to 1A - 4 100
IO = 250mA to 750mA - 5.0 50
Quiescent Current IQ TJ =+25 oC - 4.3 6 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1A - - 0.5
mAVI = 9V to 25V, IO = 500mA - - 0.8
VI= 8.5V to 21V, TJ =+25 oC - - 0.8
Output Voltage Drift ∆V/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 oC
- 10 - µV/Vo 
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 9V to 19V
- 65 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 14V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25 oC 7.84 8 8.16
VIO = 5mA to 1A, PO ≤15W
VI = 10.6V to 23V
7.7 8 8.3
Line Regulation (Note1) Regline
VI= 10.6V to 25V
IO = 500mA
- 6 80
mVVI= 11V to 17V - 3 80
TJ =+25 oC
VI= 10.4V to 23V - 6 80
VI= 11V to 17V - 2 40
Load Regulation (Note1) Regload
TJ =+25 oC
IO = 5mA to 1.5A
- 12 100
mVIO = 5mA to 1A - 12 100
IO = 250mA to 750mA - 5 50
Quiescent Current IQ TJ =+25 oC - 5.0 6 mA
Quiescent Current Change ∆IQ
IO = 5mA to 1A - - 0.5
mAVI = 11V to 25V, IO = 500mA - - 0.8
VI= 10.6V to 23V, TJ =+25 oC - - 0.8
Output Voltage Drift ∆V/∆T IO = 5mA - -0.8 - mV/ oC
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 oC
- 10 - µV/Vo
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 11.5V to 21.5V
- 62 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 oC - 2 - V
Output Resistance rO f = 1KHz - 18 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 oC - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 15V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant, junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
TJ =+25°C 8.82 9.0 9.18
VIO = 5mA to 1A, PO≤15W
VI = 11.2V to 24V
8.65 9.0 9.35
Line Regulation (Note1) Regline
VI= 11.7V to 25V
IO = 500mA
- 6 90
mVVI= 12.5V to 19V - 4 45
TJ =+25°C 
 VI= 11.5V to 24V - 6 90
 VI= 12.5V to 19V - 2 45
Load Regulation (Note1) Regload
TJ =+25°C
IO = 5mA to 1.0A
- 12 100
mVIO = 5mA to 1.0A - 12 100
IO = 250mA to 750mA - 5 50
Quiescent Current IQ TJ =+25 °C - 5.0 6.0 mA
Quiescent Current Change ∆IQ
VI = 11.7V to 25V, TJ=+25 °C - - 0.8
mAVI = 12V to 25V, IO = 500mA - - 0.8
IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T IO = 5mA - -1.0 - mV/ °C
Output Noise Voltage VN
f = 10Hz to 100KHz
TA =+25 °C
- 10 - µV/Vo 
Ripple Rejection RR f = 120Hz, IO = 500mAVI = 12V to 22V
- 62 - dB
Dropout Voltage VDrop IO = 1A, TJ =+25 °C - 2.0 - V
Output Resistance rO f = 1KHz - 17 - mΩ
Short Circuit Current ISC VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 16V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25°C 9.8 10 10.2
V IO = 5mA to 1A, PO ≤ 15W
 VI =12.8V to 25V
9.6 10 10.4
Line Regulation (Note1) Regline
 VI= 12.8V to 26V
 IO = 500mA
- 8 100
mV VI= 13V to 20V - 4 50
 TJ =+25 °C
 VI= 12.5V to 25V - 8 100
 VI= 13V to 20V - 3 50
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 12 100
mV IO = 5mA to 1.0A - 12 100
 IO = 250mA to 750mA - 5 50
Quiescent Current IQ  TJ =+25 °C - 5.0 6.0 mA
Quiescent Current Change ∆IQ
 VI = 13V to 26V, TJ=+25 °C - - 0.5
mA VI = 12.8V to 25V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/ °C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25 °C
- 10 - µV/Vo  
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 14V to 24V
- 62 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25°C - 2.0 - V
Output Resistance rO  f = 1KHz - 17 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 19V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 11.75 12 12.25
V IO = 5mA to 1A, PO ≤15W
 VI = 14.8V to 27V
11.5 12 12.5
Line Regulation (Note1) Regline
 VI= 14.8V to 30V
 IO = 500mA
- 10 120
mV VI= 16V to 22V - 4 120
 TJ =+25 °C
 VI= 14.5V to 27V - 10 120
 VI= 16V to 22V - 3 60
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 12 100
mV IO = 5mA to 1.0A - 12 100
 IO = 250mA to 750mA - 5 50
Quiescent Current IQ  TJ =+25°C - 5.1 6.0 mA
Quiescent Current Change ∆IQ
 VI = 15V to 30V, TJ=+25 °C - 0.8
mA VI = 14V to 27V, IO = 500mA - 0.8
 IO = 5mA to 1.0A - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/°C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25°C
- 10 - µV/Vo
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 14V to 24V
- 60 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25°C - 2.0 - V
Output Resistance rO  f = 1KHz - 18 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I =23V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 14.7 15 15.3
V IO = 5mA to 1A, PO ≤15W
 VI = 17.7V to 30V
14.4 15 15.6
Line Regulation (Note1) Regline
 VI= 17.9V to 30V
 IO = 500mA
- 10 150
mV VI= 20V to 26V - 5 150
 TJ =+25°C
 VI= 17.5V to 30V - 11 150
 VI= 20V to 26V - 3 75
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 12 100
mV IO = 5mA to 1.0A - 12 100
 IO = 250mA to 750mA - 5 50
Quiescent Current IQ  TJ =+25 °C - 5.2 6.0 mA
Quiescent Current Change ∆IQ
 VI = 17.5V to 30V, TJ =+25 °C - - 0.8
mA VI = 17.5V to 30V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/°C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25 °C
- 10 - µV/Vo
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 18.5V to 28.5V
- 58 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25 °C - 2.0 - V
Output Resistance rO  f = 1KHz - 19 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 27V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 17.64 18 18.36
V IO = 5mA to 1A, PO ≤15W
 VI = 21V to 33V
17.3 18 18.7
Line Regulation (Note1) Regline
 VI= 21V to 33V
 IO = 500mA
- 15 180
mV VI= 21V to 33V - 5 180
 TJ =+25 °C
 VI= 20.6V to 33V - 15 180
 VI= 24V to 30V - 5 90
Load Regulation (Note1) Regload
 TJ =+25°C
 IO = 5mA to 1.5A
- 15 100
mV IO = 5mA to 1.0A - 15 100
 IO = 250mA to 750mA - 7 50
Quiescent Current IQ  TJ =+25 °C - 5.2 6.0 mA
Quiescent Current Change ∆IQ
 VI = 21V to 33V, TJ=+25 °C - - 0.8
mA VI = 21V to 33V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.0 - mV/ °C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA =+25°C
- 10 - µV/Vo  
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 22V to 32V
- 57 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25°C - 2.0 - V
Output Resistance rO  f = 1KHz - 19 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25°C - 250 - mA




(Refer to the test circuits. 0°C < TJ < 125°C, Io =1A, V I = 33V, C I=0.33µF, C O=0.1µF, unless otherwise specified)
Note:
1. Load and line regulation are specified at constant junction temperature. Change in VO due to heating effects must be taken
into account separately. Pulse testing with low duty is used.
Parameter Symbol Conditions Min. Typ. Max. Unit
Output Voltage VO
 TJ =+25 °C 23.5 24 24.5
V IO = 5mA to 1A, PO ≤15W
 VI = 27.3V to 38V
23 24 25
Line Regulation (Note1) Regline
 VI= 27V to 38V
 IO = 500mA
- 18 240
mV VI= 21V to 33V - 6 240
 TJ =+25 °C
 VI= 26.7V to 38V - 18 240
 VI= 30V to 36V - 6 120
Load Regulation (Note1) Regload
 TJ =+25 °C
 IO = 5mA to 1.5A
- 15 100
mV IO = 5mA to 1.0A - 15 100
 IO = 250mA to 750mA - 7 50
Quiescent Current IQ  TJ =+25 °C - 5.2 6.0 mA
Quiescent Current Change ∆IQ
 VI = 27.3V to 38V, TJ =+25 °C - - 0.8
mA VI = 27.3V to 38V, IO = 500mA - - 0.8
 IO = 5mA to 1.0A - - 0.5
Output Voltage Drift ∆V/∆T  IO = 5mA - -1.5 - mV/ °C
Output Noise Voltage VN
 f = 10Hz to 100KHz
 TA = 25 °C
- 10 - µV/Vo 
Ripple Rejection RR  f = 120Hz, IO = 500mA VI = 28V to 38V
- 54 - dB
Dropout Voltage VDrop  IO = 1A, TJ =+25 °C - 2.0 - V
Output Resistance rO  f = 1KHz - 20 - mΩ
Short Circuit Current ISC  VI= 35V, TA =+25 °C - 250 - mA




Figure 1. Quiescent Current
Figure 3. Output Voltage 
Figure 2. Peak Output Current





Figure 5. DC Parameters
Figure 6. Load Regulation
Figure 7. Ripple Rejection










Figure 9. Constant Current Regulator
Notes:
(1) To specify an output voltage. substitute voltage value for "XX." A common ground is required between the input and the
Output voltage. The input voltage must remain typically 2.0V above the output voltage even during the low point on the input
ripple voltage.
(2) CI is required if regulator is located an appreciable distance from power Supply filter.
(3) CO improves stability and transient response.
VO = VXX(1+R2/R1)+IQR2
Figure 10. Circuit for Increasing Output Voltage
IRI ≥5 IQ
VO = VXX(1+R2/R1)+IQR2
















Figure 12. High Current Voltage Regulator
Figure 13. High Output Current with Short Circuit Protection











Figure 15. Split Power Supply ( ±15V-1A)
Figure 16. Negative Output Voltage Circuit 



























































































































































































Product Number Output Voltage Tolerance Package Operating Temperature
LM7805CT ±4% TO-220 0 ~ + 125°C
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LIFE SUPPORT POLICY 
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR 
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR 
CORPORATION.  As used herein:
1. Life support devices or systems are devices or systems 
which, (a) are intended for surgical implant into the body, 
or (b) support or sustain life, and (c) whose failure to 
perform when properly used in accordance with 
instructions for use provided in the labeling, can be 
reasonably expected to result in a significant injury of the 
user.
2. A critical component in any component of a life support 
device or system whose failure to perform can be 
reasonably expected to cause the failure of the life support 
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
DISCLAIMER 
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY 
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY 
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER 




The LM79XX series of 3-terminal regulators is available with
fixed output voltages of −5V, −12V, and −15V. These devices
need only one external component — a compensation ca-
pacitor at the output. The LM79XX series is packaged in the
TO-220 power package and is capable of supplying 1.5A of
output current.
These regulators employ internal current limiting safe area
protection and thermal shutdown for protection against vir-
tually all overload conditions.
Low ground pin current of the LM79XX series allows output
voltage to be easily boosted above the preset value with a
resistor divider. The low quiescent current drain of these
devices with a specified maximum change with line and load
ensures good regulation in the voltage boosted mode.
For applications requiring other voltages, see LM137
datasheet.
Features
n Thermal, short circuit and safe area protection
n High ripple rejection
n 1.5A output current
n 4% tolerance on preset output voltage
Connection Diagrams Typical Applications
*Required if regulator is separated from filter capacitor by
more than 3". For value given, capacitor must be solid
tantalum. 25µF aluminum electrolytic may be substituted.
†Required for stability. For value given, capacitor must be
solid tantalum. 25µF aluminum electrolytic may be substi-
tuted. Values given may be increased without limit.
For output capacitance in excess of 100µF, a high current
diode from input to output (1N4001, etc.) will protect the




Order Number LM7905CT, LM7912CT or LM7915CT
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Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Input Voltage
(Vo = −5V) −25V
(Vo = −12V and −15V) −35V
Input-Output Differential
(Vo = −5V) 25V
(Vo = −12V and −15V) 30V
Power Dissipation (Note 2) Internally Limited
Operating Junction Temperature Range 0˚C to +125˚C
Storage Temperature Range −65˚C to +150˚C
Lead Temperature (Soldering, 10 sec.) 230˚C
Electrical Characteristics
Conditions unless otherwise noted: IOUT = 500mA, CIN = 2.2µF, COUT = 1µF, 0˚C ≤ TJ ≤ +125˚C, Power Dissipation ≤ 1.5W.
Part Number LM7905C Units
Output Voltage −5V
Input Voltage (unless otherwise specified) −10V
Symbol Parameter Conditions Min Typ Max
VO Output Voltage TJ = 25˚C −4.8 −5.0 −5.2 V
5mA ≤ IOUT ≤ 1A, −4.75 −5.25 V
P ≤ 15W (−20 ≤ VIN ≤ −7) V
∆VO Line Regulation TJ = 25˚C, (Note 3) 8 50 mV
(−25 ≤ VIN ≤ −7) V
2 15 mV
(−12 ≤ VIN ≤ −8) V
∆VO Load Regulation TJ = 25˚C, (Note 3)
5mA ≤ IOUT ≤ 1.5A 15 100 mV
250mA ≤ IOUT ≤ 750mA 5 50 mV
IQ Quiescent Current TJ = 25˚C 1 2 mA
∆IQ Quiescent Current With Line 0.5 mA
Change (−25 ≤ VIN ≤ −7) V
With Load, 5mA ≤ IOUT ≤ 1A 0.5 mA
Vn Output Noise Voltage TA = 25˚C, 10Hz ≤ f ≤ 100Hz 125 µV
Ripple Rejection f = 120Hz 54 66 dB
(−18 ≤ VIN ≤ −8) V
Dropout Voltage TJ = 25˚C, IOUT = 1A 1.1 V
IOMAX Peak Output Current TJ = 25˚C 2.2 A
Average Temperature IOUT = 5mA, 0.4 mV/˚C
Coefficient of 0 C ≤ TJ ≤ 100˚C
Output Voltage
Electrical Characteristics
Conditions unless otherwise noted: IOUT = 500mA, CIN = 2.2µF, COUT = 1µF, 0˚C ≤ TJ ≤ +125˚C, Power Dissipation ≤ 1.5W.
Part Number LM7912C LM7915C Units
Output Voltage −12V −15V
Input Voltage (unless otherwise specified) −19V −23V
Symbol Parameter Conditions Min Typ Max Min Typ Max
VO Output Voltage TJ = 25˚C −11.5 −12.0 −12.5 −14.4 −15.0 −15.6 V
5mA ≤ IOUT ≤ 1A, −11.4 −12.6 −14.25 −15.75 V
P ≤ 15W (−27 ≤ VIN ≤ −14.5) (−30 ≤ VIN ≤ −17.5) V
∆VO Line Regulation TJ = 25˚C, (Note 3) 5 80 5 100 mV
(−30 ≤ VIN ≤ −14.5) (−30 ≤ VIN≤ −17.5) V
3 30 3 50 mV
(−22 ≤ VIN ≤ −16) (−26 ≤ VIN ≤−20) V











Conditions unless otherwise noted: IOUT = 500mA, CIN = 2.2µF, COUT = 1µF, 0˚C ≤ TJ ≤ +125˚C, Power Dissipation ≤ 1.5W.
Part Number LM7912C LM7915C Units
Output Voltage −12V −15V
Input Voltage (unless otherwise specified) −19V −23V
Symbol Parameter Conditions Min Typ Max Min Typ Max
5mA ≤ IOUT ≤ 1.5A 15 200 15 200 mV
250mA ≤ IOUT ≤ 750mA 5 75 5 75 mV
IQ Quiescent Current TJ = 25˚C 1.5 3 1.5 3 mA
∆IQ Quiescent Current With Line 0.5 0.5 mA
Change (−30 ≤ VIN ≤ −14.5) (−30 ≤VIN ≤ −17.5) V
With Load, 5mA ≤ IOUT ≤ 1A 0.5 0.5 mA
Vn Output Noise Voltage TA = 25˚C, 10Hz ≤ f ≤ 100Hz 300 375 µV
Ripple Rejection f = 120 Hz 54 70 54 70 dB
(−25 ≤ VIN ≤ −15) (−30 ≤ VIN≤ −17.5) V
Dropout Voltage TJ = 25˚C, IOUT = 1A 1.1 1.1 V
IOMAX Peak Output Current TJ = 25˚C 2.2 2.2 A
Average Temperature IOUT = 5mA, −0.8 −1.0 mV/˚C
Coefficient of 0 C ≤ TJ ≤ 100˚C
Output Voltage
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
intended to be functional, but do not guarantee Specific Performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: Refer to Typical Performance Characteristics and Design Considerations for details.
Note 3: Regulation is measured at a constant junction temperature by pulse testing with a low duty cycle. Changes in output voltage due to heating effects must
be taken into account.
Design Considerations
The LM79XX fixed voltage regulator series has thermal
overload protection from excessive power dissipation, inter-
nal short circuit protection which limits the circuit’s maximum
current, and output transistor safe-area compensation for
reducing the output current as the voltage across the pass
transistor is increased.
Although the internal power dissipation is limited, the junc-
tion temperature must be kept below the maximum specified
temperature (125˚C) in order to meet data sheet specifica-
tions. To calculate the maximum junction temperature or
heat sink required, the following thermal resistance values
should be used:
Typ Max Typ Max
Package θJC θJC θJA θJA
˚C/W ˚C/W ˚C/W ˚C/W
TO-220 3.0 5.0 60 40
Solving for TJ:
TJ = TA + PD (θJC + θCA) or
= TA + PDθJA (without heat sink)
Where:
TJ = Junction Temperature
TA = Ambient Temperature
PD = Power Dissipation
θJA = Junction-to-Ambient Thermal Resistance
θJC = Junction-to-Case Thermal Resistance
θCA = Case-to-Ambient Thermal Resistance
θCS = Case-to-Heat Sink Thermal Resistance








Bypass capacitors are necessary for stable operation of the
LM79XX series of regulators over the input voltage and
output current ranges. Output bypass capacitors will improve
the transient response by the regulator.
The bypass capacitors, (2.2µF on the input, 1.0µF on the
output) should be ceramic or solid tantalum which have good
high frequency characteristics. If aluminum electrolytics are
used, their values should be 10µF or larger. The bypass
capacitors should be mounted with the shortest leads, and if
possible, directly across the regulator terminals.
High Stability 1 Amp Regulator
DS007340-5
Load and line regulation < 0.01% temperature stability ≤ 0.2%
†Determine Zener current
††Solid tantalum













Light Controller Using Silicon Photo Cell
DS007340-8
*Lamp brightness increase until iI= iQ (≈ 1 mA) + 5V/R1.
†Necessary only if raw supply filter capacitor is more that 2" from LM7905CT
High-Sensitivity Light Controller
DS007340-9
*Lamp brightness increases until ii = 5V/R1 (Ii can be set as low as 1 µA)
†Necessary only if raw supply filter capacitor is more that 2" from LM7905
Variable Output
DS007340-2
*Improves transient response and ripple rejection. Do not increase beyond 50 µF.











±15V, 1 Amp Tracking Regulators
DS007340-1
(-15) (+15)
Load Regulation at ∆IL = 1A 40mV 2mV
Output Ripple, CIN = 3000µF, IL = 1A 100 µVms 100 µVms
Temperature Stability 50mV 50mV
Output Noise 10Hz ≤ f ≤ 10kHz 150 µVms 150 µVms
*Resistor tolerance of R4 and R5 determine matching of (+) and (−) outputs.



















































Physical Dimensions inches (millimeters) unless otherwise noted
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of








Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171












TO-220 Outline Package (T)
Order Number LM7905CT, LM7912CT or LM7915CT











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
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  Meet or Exceed TIA/EIA-232-F and ITU
Recommendation V.28
  Operate With Single 5-V Power Supply
  Operate Up to 120 kbit/s
  Two Drivers and Two Receivers
  ±30-V Input Levels
  Low Supply Current . . . 8 mA Typical
  Designed to be Interchangeable With
Maxim MAX232
  ESD Protection Exceeds JESD 22







     
description/ordering information
The MAX232 is a dual driver/receiver that includes a capacitive voltage generator to supply EIA-232 voltage
levels from a single 5-V supply. Each receiver converts EIA-232 inputs to 5-V TTL/CMOS levels. These
receivers have a typical threshold of 1.3 V and a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each
driver converts TTL/CMOS input levels into EIA-232 levels. The driver, receiver, and voltage-generator


















Tape and reel MAX232DWR
SOP (NS) Tape and reel MAX232NSR MAX232










Tape and reel MAX232IDWR
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright   2002, Texas Instruments IncorporatedPRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

































MAX232 . . . D, DW, N, OR NS PACKAGE
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H = high level, L = low
level
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absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Input supply voltage range, VCC (see Note 1) –0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Positive output supply voltage range, VS+ VCC – 0.3 V to 15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Negative output supply voltage range, VS– –0.3 V to –15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Input voltage range, VI: Driver –0.3 V to VCC + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Receiver ±30 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Output voltage range, VO: T1OUT, T2OUT VS– – 0.3 V to VS+ + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
R1OUT, R2OUT –0.3 V to VCC + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Short-circuit duration: T1OUT, T2OUT Unlimited. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Package thermal impedance, θJA (see Note 2): D package 73°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DW package 57°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
N package 67°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
NS package 64°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds   260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Storage temperature range, Tstg  –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions
MIN NOM MAX UNIT
VCC Supply voltage 4.5 5 5.5 V
VIH High-level input voltage (T1IN,T2IN) 2 V
VIL Low-level  input voltage (T1IN, T2IN) 0.8 V
R1IN, R2IN Receiver input voltage ±30 V
TA Operating free air temperature
MAX232 0 70
°C -  
MAX232I –40 85
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Note 3 and Figure 4)
PARAMETER TEST CONDITIONS MIN TYP‡ MAX UNIT
ICC Supply current




‡ All typical values are at VCC = 5 V and TA = 25°C.
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
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DRIVER SECTION
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature range (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT
VOH High-level output voltage T1OUT, T2OUT RL = 3 kΩ to GND 5 7 V
VOL Low-level output voltage‡ T1OUT, T2OUT RL = 3 kΩ to GND –7 –5 V
ro Output resistance T1OUT, T2OUT VS+ = VS– = 0, VO = ±2 V 300 Ω
IOS§ Short-circuit output current T1OUT, T2OUT VCC = 5.5 V, VO = 0 ±10 mA
IIS Short-circuit input  current T1IN, T2IN VI = 0 200 µA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage
levels only.
§ Not more than one output should be shorted at a time.
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
switching characteristics, VCC = 5 V, TA = 25°C (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SR Driver slew rate
RL = 3 kΩ to 7 kΩ,
See Figure 2
30 V/µs
SR(t) Driver transition region slew rate See Figure 3 3 V/µs
Data rate One TOUT switching 120 kbit/s
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
RECEIVER SECTION
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature range (see Note 3)
PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT
VOH High-level output voltage R1OUT, R2OUT IOH = –1 mA 3.5 V








R1IN, R2IN VCC = 5 V, TA = 25°C 0.8 1.2 V
Vhys Input hysteresis voltage R1IN, R2IN VCC = 5 V 0.2 0.5 1 V
ri Receiver input resistance R1IN, R2IN VCC = 5, TA = 25°C 3 5 7 kΩ
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage
levels only.
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
switching characteristics, VCC = 5 V, TA = 25°C (see Note 3 and Figure 1)
PARAMETER TYP UNIT
tPLH(R) Receiver propagation delay time, low- to high-level output 500 ns
tPHL(R) Receiver propagation delay time, high- to low-level output 500 ns
NOTE 3: Test conditions are C1–C4 = 1 µF at VCC = 5 V ± 0.5 V.
MAX232, MAX232I
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RL = 1.3 kΩ
See Note C





















NOTES: A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.
B. CL includes probe and jig capacitance.




Figure 1. Receiver Test Circuit and Waveforms for tPHL and tPLH Measurements
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PARAMETER MEASUREMENT INFORMATION
T1IN or T2IN T1OUT or T2OUT



























0.8 (VOH – VOL)
tTLH
or
0.8 (VOL – VOH)
tTHL
NOTES: A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.






















≤10 ns ≤10 ns
TEST CIRCUIT






SR   6 VtTHL or tTLH
NOTE A:  The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.
Figure 3. Test Circuit and Waveforms for tTHL and tTLH Measurements (20-µs Input)
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From CMOS or TTL
To CMOS or TTL







† C3 can be connected to VCC or GND.
Figure 4. Typical Operating Circuit
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The MAX1165/MAX1166 16-bit, low-power, successive-
approximation analog-to-digital converters (ADCs) fea-
ture automatic power-down, factory-trimmed internal
clock, and a 16-bit wide (MAX1165) or byte wide
(MAX1166) parallel interface. The devices operate from
a single +4.75V to +5.25V analog supply and a +2.7V
to +5.25V digital supply.
The MAX1165/MAX1166 use an internal 4.096V refer-
ence or an external reference. The MAX1165/MAX1166
consume only 1.8mA at a sampling rate of 165ksps with
external reference and 2.7mA with internal reference.
AutoShutdown™ reduces supply current to 0.1mA at
10ksps. 
The MAX1165/MAX1166 are ideal for high-perfor-
mance, battery-powered, data-acquisition applications.
Excellent dynamic performance and low power con-
sumption in a small package make the MAX1165/
MAX1166 ideal for circuits with demanding power con-
sumption and space requirements.
The 16-bit wide MAX1165 is available in a 28-pin
TSSOP package and the byte wide MAX1166 is avail-
able in a 20-pin TSSOP package. Both devices are
available in either the 0°C to +70°C commercial, or the 
-40°C to +85°C extended temperature range.










 16-Bit Wide (MAX1165) and Byte Wide (MAX1166)
Parallel Interface 
 High Speed: 165ksps Sample Rate
 Accurate: ±2LSB INL, 16 Bit No Missing Codes
 4.096V, 35ppm/°C Internal Reference
 External Reference Range: +3.8V to +5.25V
 Single +4.75V to +5.25V Analog Supply Voltage
 +2.7V to +5.25V Digital Supply Voltage
 Low Supply Current 
1.8mA (External Reference)
2.7mA (Internal Reference)
0.1µA (10ksps, External Reference)
 Small Footprint
28-Pin TSSOP Package (16-Bit Wide)















Low-Power, 16-Bit Analog-to-Digital Converters
with Parallel Interface


















19-2551; Rev 0; 6/02
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Pin Configurations appear at end of data sheet.
Functional Diagram appears at end of data sheet.
 PART  TEMP RANGE  PIN-PACKAGE  INL
 MAX1165ACUI*  0°C to +70°C  28 TSSOP  ±2
 MAX1165BCUI  0°C to +70°C  28 TSSOP  ±2
 MAX1165CCUI  0°C to +70°C  28 TSSOP  ±4
 MAX1165AEUI*  -40°C to +85°C  28 TSSOP  ±2
 MAX1165BEUI*  -40°C to +85°C  28 TSSOP  ±2
 MAX1165CEUI*  -40°C to +85°C  28 TSSOP  ±4
*Future product—contact factory for availability.




















(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
AVDD to AGND .........................................................-0.3V to +6V
DVDD to DGND ........................................-0.3V to (AVDD + 0.3V)
AGND to DGND.....................................................-0.3V to +0.3V
AIN, REF, REFADJ to AGND....................-0.3V to (AVDD + 0.3V)
CS, HBEN, R/C, RESET to DGND ............................-0.3V to +6V
Digital Output (D15–D0, EOC) 
to DGND ..............................................-0.3V to (DVDD + 0.3V)
Maximum Continuous Current Into Any Pin ........................50mA
Continuous Power Dissipation (TA = +70°C)
20-Pin TSSOP (derate 10.9mW/°C above+70°C) ........879mW 
28-Pin TSSOP (derate 12.8mW/°C above +70°C) .....1026mW
Operating Temperature Ranges
MAX116_ _CU_...................................................0°C to +70°C
MAX116_ _EU_ ................................................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Junction Temperature ......................................................+150°C
Lead Temperature (soldering, 10s) .................................+300°C
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
DC ACCURACY








MAX116_A ±1No missing codes
over temperature MAX116_B -1 ±1.5Differential Nonlinearity DNL
MAX116_C ±2
LSB




Internal reference 0.7 LSBRMS
Offset Error 0.05 1 mV
Gain Error (Note 2) ±0.002 ±0.02 %FSR
Offset Drift 0.6 ppm/°C
Gain Drift 0.2 ppm/°C
DYNAMIC PERFORMANCE (fIN(SINE-WAVE) = 1kHz, VIN = 4.096VP-P, 165ksps)
Signal-to-Noise Plus Distortion SINAD 86 90 dB
Signal-to-Noise Ratio SNR 87 90 dB
Total Harmonic Distortion THD -102 -90 dB
Spurious-Free Dynamic Range SFDR 92 105 dB
Full-Power Bandwidth -3dB point 4 MHz
Full-Linear Bandwidth SINAD > 81dB 33 kHz
CONVERSION RATE
Sample Rate fSAMPLE 165 ksps
Aperture Delay 27 ns
Aperture Jitter <100 ps
ANALOG INPUT
Input Range VAIN 0 VREF V



















(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
INTERNAL REFERENCE
REF Output Voltage VREF 4.056 4.096 4.136 V
REF Output Tempco TCREF ±25 ppm/°C
REF Short-Circuit Current IREFSC ±10 mA
Capacitive Bypass at REFADJ CREFADJ 0.1 µF
Capacitive Bypass at REF CREF 1 µF
REFADJ Input Leakage Current IREFADJ 20 µA
EXTERNAL REFERENCE






REF Input Voltage Range Internal reference disabled 3.8 AVDD V
VREF = +4.096V, fSAMPLE = 165ksps 50 120












Input Leakage Current IIN VIH = 0 or DVDD ±0.1 ±1 µA
Input Hysteresis VHYST 0.1 V
Input Capacitance CIN 15 pF
Output High Voltage VOH





Output Low Voltage VOL
ISINK = 1.6mA, DVDD = +2.7V to +5.25V,
AVDD = +5.25V
0.4 V
Three-State Leakage Current IOZ D0–D15 ±0.1 ±10 µA
Three-State Output Capacitance COZ 15 pF
POWER REQUIREMENTS
Analog Supply Voltage AVDD 4.75 5.25 V
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Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have
been removed.
Note 2: Offset nulled.
Note 3: Shutdown supply currents are typically 0.5µA, maximum specification is limited by automated test equipment. 
Note 4: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply.
Note 5: To ensure best performance, finish reading the data and wait tBR before starting a new acquisition.
ELECTRICAL CHARACTERISTICS (continued)
(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)











IAVDD 1.0 1.2 mAShutdown Supply Current ISHDN




Power-Supply Rejection Ratio PSRR AVDD = +5V ±5%, full-scale input (Note 4) 68 dB
TIMING CHARACTERISTICS (Figures 1 and 2)
(AVDD = +4.75V to +5.25V, DVDD = +2.7V to AVDD, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, CLOAD = 20pF,
TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Acquisition Time tACQ 1.1
Conversion Time tCONV 4.7
µs
CS Pulse Width High tCSH (Note 5) 40 ns
VDVDD = 4.75V to 5.25V 40
CS Pulse Width Low (Note 5) tCSL
VDVDD = 2.7V to 5.25V 60
ns
R/C to CS Fall Setup Time tDS 0 ns
VDVDD = 4.75V to 5.25V 40
R/C to CS Fall Hold Time tDH
VDVDD = 2.7V to 5.25V 60
ns
VDVDD = 4.75V to 5.25V 40
CS to Output Data Valid tDO
VDVDD = 2.7V to 5.25V 80
ns
VDVDD = 4.75V to 5.25V 40HBEN Transition to Output Data
Valid (MAX1166 Only)
tDO1
VDVDD = 2.7V to 5.25V 80
ns
EOC Fall to CS Fall tDV 0 ns
VDVDD = 4.75V to 5.25V 40
CS Rise to EOC Rise tEOC
VDVDD = 2.7V to 5.25V 80
ns
VDVDD = 4.75V to 5.25V 40
Bus Relinquish Time (Note 5) tBR
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SAMPLE RATE = 165ksps





































































































































































SAMPLE RATE = 165ksps
Typical Operating Characteristics (continued)






























































































































































MAX1165 MAX1166 MAX1165 MAX1166
FUNCTION
1 1 D8 D4/D12 Three-State Digital Data Output
2 2 D9 D5/D13 Three-State Digital Data Output
3 3 D10 D6/D14 Three-State Digital Data Output
4 4 D11 D7/D15 Three-State Digital Data Output. D15 is the MSB.
5 — D12 — Three-State Digital Data Output
6 — D13 — Three-State Digital Data Output
7 — D14 — Three-State Digital Data Output
8 — D15 — Three-State Digital Data Output (MSB)
9 5 R/C
Read/Convert Input. Power up and put the MAX1165/MAX1166 in acquisition mode
by holding R/C low during the first falling edge of CS. During the second falling
edge of CS, the level on R/C determines whether the reference and reference
buffer power down or remain on after conversion. Set R/C high during the second
falling edge of CS to power down the reference and buffer, or set R/C low to leave
the reference and buffer powered up. Set R/C high during the third falling edge of
CS to put valid data on the bus.
10 6 EOC End of Conversion. EOC drives low when conversion is complete.
11 7 AVDD Analog Supply Input. Bypass with a 0.1µF capacitor to AGND.
12 8 AGND Analog Ground. Primary analog ground (star ground).
13 9 AIN Analog Input
14 10 AGND
Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8
(MAX1166).
15 11 REFADJ
Refer ence Buffer Outp ut. Byp ass RE FAD J w i th a 0.1µF cap aci tor to AG N D for i nter nal 
r efer ence m od e. C onnect RE FAD J to AV D D  to sel ect exter nal r efer ence m od e.
16 12 REF
Reference Input/Output. Bypass REF with a 4.7µF capacitor to AGND for internal
reference mode. External reference input when in external reference mode.
17 — RESET Reset Input. Logic high resets the device.
— 13 HBEN
High-Byte Enable Input. Used to multiplex the 14-bit conversion result:
1: Most significant byte available on the data bus.
0: Least significant byte available on the data bus.
18 14 CS
Convert Start. The first falling edge of CS powers up the device and enables
acquire mode when R/C is low. The second falling edge of CS starts conversion.
The third falling edge of CS loads the result onto the bus when R/C is high.
19 15 DGND Digital Ground
20 16 DVDD Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND.
21 17 D0 D0/D8 Three-State Digital Data Output
22 18 D1 D1/D9 Three-State Digital Data Output
23 19 D2 D2/D10 Three-State Digital Data Output
24 20 D3 D3/D11 Three-State Digital Data Output
25 — D4 — Three-State Digital Data Output
26 — D5 — Three-State Digital Data Output
27 — D6 — Three-State Digital Data Output




















The MAX1165/MAX1166 use a successive-approxima-
tion (SAR) conversion technique with an inherent track-
and-hold (T/H) stage to convert an analog input into a
16-bit digital output. Parallel outputs provide a high-
speed interface to most microprocessors (µPs). The
Functional Diagram shows a simplified internal archi-
tecture of the MAX1165/MAX1166. Figure 3 shows a
typical application circuit for the MAX1166.
Analog Input
The equivalent input circuit is shown in Figure 4. A
switched capacitor digital-to-analog converter (DAC)
provides an inherent T/H function. The single-ended
input is connected between AIN and AGND.
Input Bandwidth
The ADC’s input-tracking circuitry has a 4MHz small-
signal bandwidth, so it is possible to digitize high-
speed transient events and measure periodic signals
with bandwidths exceeding the ADC’s sampling rate by
using undersampling techniques. To avoid aliasing of
unwanted high-frequency signals into the frequency
band of interest, use anti-alias filtering.
Analog Input Protection
Internal protection diodes, which clamp the analog
input to AVDD and/or AGND, allow the input to swing
from AGND - 0.3V to AVDD + 0.3V, without damaging
the device.
If the analog input exceeds 300mV beyond the sup-







a) HIGH-Z TO VOH, VOL TO VOH, 
AND VOH TO HIGH-Z
b) HIGH-Z TO VOL, VOH TO VOL,
AND VOL TO HIGH-Z
1mA
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Track and Hold (T/H)
In track mode, the analog signal is acquired on the inter-
nal hold capacitor. In hold mode, the T/H switches open
and the capacitive DAC samples the analog input.
During the acquisition, the analog input (AIN) charges
capacitor CDAC. The acquisition ends on the second
falling edge of CS. At this instant, the T/H switches
open. The retained charge on CDAC represents a sam-
ple of the input.
In hold mode, the capacitive DAC adjusts during the
remainder of the conversion time to restore node ZERO
to zero within the limits of 16-bit resolution. Force CS low
to put valid data on the bus at the end of the conversion.
The time required for the T/H to acquire an input signal
is a function of how quickly its input capacitance is
charged. If the input signal’s source impedance is high,
the acquisition time lengthens and more time must be
allowed between conversions. The acquisition time
(tACQ) is the maximum time the device takes to acquire
the signal. Use the following formula to calculate acqui-
sition time:
tACQ = 11 (RS + RIN) ✕ 35pF
where RIN = 800Ω, RS = the input signal’s source
impedance, and tACQ is never less than 1.1µs. A
source impedance less than 1kΩ does not significantly
affect the ADC’s performance.
To improve the input signal bandwidth under AC condi-
tions, drive AIN with a wideband buffer (>4MHz) that
can drive the ADC’s input capacitance and settle
quickly.
Power-Down Modes
Select standby mode or shutdown mode with the R/C
bit during the second falling edge of CS (see the
Selecting Standby or Shutdown Mode section). The
MAX1165/MAX1166 automatically enter either standby
mode (reference and buffer on) or shutdown (reference
and buffer off) after each conversion depending on the
status of R/C during the second falling edge of CS.
Internal Clock
The MAX1165/MAX1166 generate an internal conver-
sion clock. This frees the microprocessor from the bur-
den of running the SAR conversion clock. Total
conversion time after entering hold mode (second




CS and R/C control acquisition and conversion in the
MAX1165/MAX1166 (Figure 2). The first falling edge of
CS powers up the device and puts it in acquire mode if
R/C is low. The convert start is ignored if R/C is high.
The MAX1165/MAX1166 need at least 10ms
(CREFADJ = 0.1µF, CREF = 4.7µF) for the internal refer-
ence to wake up and settle before starting the conver-
sion if powering up from shutdown. The ADC can wake
up, from shutdown, to an unknown state. Put the ADC
in a known state by completing one “dummy” conver-
sion. The MAX1165/MAX1166 are in a known state,
ready for actual data acquisition, after the completion
of the dummy conversion. A dummy conversion con-
sists of one full conversion cycle.
The MAX1165 provides an alternative reset function to
reset the device (see the RESET section).
MAX1166
0.1µF



































CDAC = 32pF RIN
800Ω















Selecting Standby or Shutdown Mode
The MAX1165/MAX1166 have a selectable standby or
low-power shutdown mode. In standby mode, the
ADC’s internal reference and reference buffer do not
power down between conversions, eliminating the need
to wait for the reference to power up before performing
the next conversion.  Shutdown mode powers down the
reference and reference buffer after completing a con-
version. The reference and reference buffer require a
minimum of 10ms (CREFADJ = 0.1µF, CREF = 4.7µF) to
power up and settle from shutdown.
The state of R/C at the second falling edge of CS
selects which power-down mode the MAX1165/
MAX1166 enter upon conversion completion. Holding
R/C low causes the MAX1165/MAX1166 to enter stand-
by mode. The reference and buffer are left on after the
conversion completes. R/C high causes the MAX1165/
MAX1166 to enter shutdown mode and shut down the
reference and buffer after conversion (Figures 5 and 6).
When using an external reference, set the REF power-
down bit high for lowest current operation.
Standby Mode
While in standby mode, the supply current is reduced
to less than 1mA (typ). The next falling edge of CS with
R/C low causes the MAX1165/MAX1166 to exit standby
mode and begin acquisition. The reference and refer-
ence buffer remain active to allow quick turn-on time.
Standby mode allows significant power savings while
running at the maximum sample rate. 
Shutdown Mode
In shutdown mode, the reference and reference buffer
are shut down between conversions. Shutdown mode
reduces supply current to 0.5µA (typ) immediately after
the conversion. The falling edge of CS with R/C low
causes the reference and buffer to wake up and enter
acquisition mode. To achieve 16-bit accuracy, allow
10ms (CREFADJ = 0.1µF, CREF = 4.7µF) for the internal
reference to wake up.
Internal and External Reference
Internal Reference
The internal reference of the MAX1165/MAX1166 is
internally buffered to provide +4.096V output at REF.
Bypass REF to AGND and REFADJ to AGND with 4.7µF
and 0.1µF, respectively.
Fine adjustments can be made to the internal reference
voltage by sinking or sourcing current at REFADJ. The
input impedance of REFADJ is nominally 5kΩ. The
internal reference voltage is adjustable to ±1.5% with
the circuit of Figure 7.
External Reference
An external reference can be placed at either the input
(REFADJ) or the output (REF) of the MAX1165/
MAX1166s’ internal buffer amplifier. When connecting an



































Figure 7. MAX1165/MAX1166 Reference Adjust Circuit
external reference to REFADJ, the input impedance is
typically 5kΩ. Using the buffered REFADJ input makes
buffering the external reference unnecessary; however,
the internal buffer output must be bypassed at REF with
a 1µF capacitor.
Connect REFADJ to AVDD to disable the internal buffer.
Directly drive REF using an external reference. During
conversion the external reference must be able to drive
100µA of DC load current and have an output imped-
ance of 10Ω or less. REFADJ’s impedance is typically
5kΩ. The DC input impedance of REF is a minimum
40kΩ. 
For optimal performance, buffer the reference through
an op amp and bypass REF with a 1µF capacitor.
Consider the MAX1165/MAX1166s’ equivalent input
noise (38µVRMS) when choosing a reference.
Reading a Conversion Result
EOC is provided to flag the microprocessor when a con-
version is complete. The falling edge of EOC signals
that the data is valid and ready to be output to the bus.
D0–D15 are the parallel outputs of the MAX1165/
MAX1166. These three-state outputs allow for direct
connection to a microcontroller I/O bus. The outputs
remain high-impedance during acquisition and conver-
sion. Data is loaded onto the bus with the third falling
edge of CS with R/C high after tDO. Bringing CS high
forces the output bus back to high impedance. The
MAX1165/MAX1166 then wait for the next falling edge
of CS to start the next conversion cycle (Figure 2).
The MAX1165 loads the conversion result onto a 16-bit
wide data bus while the MAX1166 has a byte-wide out-
put format. HBEN toggles the output between the
most/least significant byte. The least significant byte is
loaded onto the output bus when HBEN is low and the
most significant byte is on the bus when HBEN is high
(Figure 2).
RESET
Toggle RESET with CS high. The next falling edge of CS
begins acquisition. This reset is an alternative to the
dummy conversion explained in the Starting a Conversion
section.
Transfer Function
Figure 8 shows the MAX1165/MAX1166 output transfer
function. The output is coded in standard binary.
Input Buffer
Most applications require an input buffer amplifier to
achieve 16-bit accuracy. If the input signal is multi-
plexed, the input channel should be switched immedi-
ately after acquisition, rather than near the end of or
after a conversion. This allows more time for the input
buffer amplifier to respond to a large step change in
input signal. The input amplifier must have a high
enough slew rate to complete the required output volt-
age change before the beginning of the acquisition
time. At the beginning of acquisition, the internal sam-
pling capacitor array connects to AIN (the amplifier out-
put), causing some output disturbance. Ensure that the
sampled voltage has settled to within the required limits
before the end of the acquisition time. If the frequency
of interest is low, AIN can be bypassed with a large
enough capacitor to charge the internal sampling
capacitor with very little ripple. However, for AC use,
AIN must be driven by a wideband buffer (at least
10MHz), which must be stable with the ADC’s capaci-
tive load (in parallel with any AIN bypass capacitor
used) and also settle quickly. An example of this circuit
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6 Layout, Grounding, and BypassingFor best performance, use printed circuit boards. Do
not run analog and digital lines parallel to each other,
and do not lay out digital signal paths underneath the
ADC package. Use separate analog and digital ground
planes with only one point connecting the two ground
systems (analog and digital) as close to the device as
possible. 
Route digital signals far away from sensitive analog and
reference inputs. If digital lines must cross analog lines,
do so at right angles to minimize coupling digital noise
onto the analog lines. If the analog and digital sections
share the same supply, then isolate the digital and ana-
log supply by connecting them with a low-value (10Ω)
resistor or ferrite bead.
The ADC is sensitive to high-frequency noise on the
AVDD supply. Bypass AVDD to AGND with a 0.1µF
capacitor in parallel with a 1µF to 10µF low-ESR capaci-
tor with the smallest capacitor closest to the device.
Keep capacitor leads short to minimize stray inductance.
Definitions
Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values
on an actual transfer function from a straight line. This
straight line can be either a best-straight-line fit or a line
drawn between the end points of the transfer function,
once offset and gain errors have been nullified. The
static linearity parameters for the MAX1165/MAX1166
are measured using the end-point method.
Differential Nonlinearity
Differential nonlinearity (DNL) is the difference between
an actual step width and the ideal value of 1 LSB. A
DNL error specification of ±1 LSB guarantees no miss-
ing codes and a monotonic transfer function.
Aperture Jitter and Delay
Aperture jitter is the sample-to-sample variation in the
time between samples. Aperture delay is the time
between the rising edge of the sampling clock and the
instant when the actual sample is taken.
Signal-to-Noise Ratio
For a waveform perfectly reconstructed from digital
samples, signal-to-noise ratio (SNR) is the ratio of the
full-scale analog input (RMS value) to the RMS quanti-
zation error (residual error). The ideal, theoretical mini-
mum analog-to-digital noise is caused by quantization 
noise error only and results directly from the ADC’s res-
olution (N bits): 
SNR = (6.02 ✕ N + 1.76)dB
where N = 16 bits.
In reality, there are other noise sources besides quanti-
zation noise: thermal noise, reference noise, clock jitter,
etc. SNR is computed by taking the ratio of the RMS
signal to the RMS noise, which includes all spectral
components minus the fundamental, the first five har-
monics, and the DC offset.
Signal-to-Noise Plus Distortion
Signal-to-noise plus distortion (SINAD) is the ratio of the
fundamental input frequency’s RMS amplitude to the
RMS equivalent of all the other ADC output signals:
Effective Number of Bits
Effective number of bits (ENOB) indicates the global
accuracy of an ADC at a specific input frequency and
sampling rate. An ideal ADC’s error consists of quanti-
zation noise only. With an input range equal to the full-
scale range of the ADC, calculate the effective number
of bits as follows:
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the RMS
sum of the first five harmonics of the input signal to the
fundamental itself. This is expressed as:
where V1 is the fundamental amplitude and V2 through
V5 are the 2nd- through 5th-order harmonics.
Spurious-Free Dynamic Range
Spurious-free dynamic range (SFDR) is the ratio of the
RMS amplitude of the fundamental (maximum signal
component) to the RMS value of the next largest fre-
quency component.
THD




































































































* BYTE WIDE (MAX1166 ONLY)






 PART  TEMP RANGE  PIN-PACKAGE  INL
 MAX1166ACUP*  0°C to +70°C  20 TSSOP  ±2
 MAX1166BCUP  0°C to +70°C  20 TSSOP  ±2
 MAX1166CCUP  0°C to +70°C  20 TSSOP  ±4
 MAX1166AEUP*  -40°C to +85°C  20 TSSOP  ±2
 MAX1166BEUP*  -40°C to +85°C  20 TSSOP  ±2
 MAX1166CEUP*  -40°C to +85°C  20 TSSOP  ±4
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For small orders, phone 1-800-835-8769.
General Description
The MAX4621/MAX4622/MAX4623 are precision, dual,
high-speed analog switches. The single-pole/single-
throw (SPST) MAX4621 and double-pole/single-throw
(DPST) MAX4623 dual switches are normally open
(NO). The single-pole/double-throw (SPDT) MAX4622
has two normally closed (NC) and two NO poles. All
three parts offer low 5Ω on-resistance guaranteed to
match to within 0.5Ω between channels and to remain
flat over the full analog signal range (∆0.5Ω max). They
also offer low leakage (<500pA at +25°C, <5nA at
+85°C) and fast switching times (turn-on time <250ns,
turn-off time <200ns). 
These analog switches are ideal in low-distortion appli-
cations and are the preferred solution over mechanical
relays in automatic test equipment or applications
where current switching is required. They have low
power requirements, use less board space, and are more
reliable than mechanical relays.
The MAX4621/MAX4622/MAX4623 are pin-compatible
replacements for the DG401/DG403/DG405, respective-
ly, offering improved overall performance. These mono-
lithic switches operate from a single positive supply
(+4.5V to +36V) or with bipolar supplies (±4.5V to ±18V)
while retaining CMOS-logic input compatibility. 
Features
♦ Low On-Resistance: 3Ω (typ), 5Ω (max)
♦ Guaranteed RON Match Between Channels 
(0.5Ω max)
♦ Guaranteed Break-Before-Make Operation
(MAX4622)
♦ Guaranteed Off-Channel Leakage <5nA at +85°C
♦ Single-Supply Operation (+4.5V to +36V)
Bipolar-Supply Operation (±4.5V to ±18V)
♦ TTL/CMOS-Logic Compatible
♦ Rail-to-Rail® Analog Signal Handling Capability
♦ Pin Compatible with DG401/DG403/DG405
Applications
Reed Relay Replacement Military Radios
Test Equipment PBX, PABX Systems
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Ordering Information continued at end of data sheet.
Pin Configurations/Functional Diagrams/Truth Tables
Ordering Information


























(V+ = +15V, V- = -15V, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
(Voltages Referenced to GND)
V+ to GND..............................................................-0.3V to +44V
V- to GND ...............................................................+0.3V to -44V
V+ to V-...................................................................-0.3V to +44V
VL to GND.....................................................-0.3V to (V+ + 0.3V)
All Other Pins to GND (Note 1) ........... (V- - 0.3V) to (V+ + 0.3V)
Continuous Current (COM_, NO_, NC_) ........................±100mA
Peak Current (COM_, NO_, NC_)
(pulsed at 1ms, 10% duty cycle) ............................... ±300mA
Continuous Power Dissipation (TA = +70°C)
Narrow SO (derate 8.70mW/°C above +70°C) .............696mW
Narrow DIP (derate 10.53mW/°C above +70°C) ..........842mW
Operating Temperature Ranges
MAX462_C_ _ ......................................................0°C to +70°C
MAX462_E_ _....................................................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C










Note 1: Signals on NO_, NC_, or COM_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maxi-
mum current rating.
TA = +25°CICOM_ = 10mA,




TA = TMIN to TMAX
0.25 0.5TA = +25°CICOM_ = 10mA, 






(Notes 3, 4) TA = TMIN to TMAX
-0.5 0.01 0.5TA = +25°C
0.2 0.5
VNO_ or VNC_ = ±10V,
VCOM_ = –+10V
nA
TA = +25°CICOM_ = 10mA; 










(NO_ or NC_) (Note 6) TA = TMIN to TMAX
-1 0.02 1TA = +25°C
-0.5 0.01 0.5
VCOM_ = ±10V,
VNO_ or VNC_ = –+10V 
or floating
nA
TA = +25°CVCOM_ = ±10V, 









(Note 6) TA = TMIN to TMAX
VINLLogic Input Voltage Low V
2.4 V
0.8
VINHLogic Input Voltage High
VIN_ = 0.8V -0.5 0.001 0.5 µAIINL
Input Current with Input
Voltage Low
VIN_ = 2.4V -0.5 0.001 0.5 µAIINH
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ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)
(V+ = +15V, V- = -15V, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
-0.5 0.001 0.5TA = +25°C
VIN_ = 0 or 5V µA
VCOM_ = ±10V, Figure 3, TA = +25°C
VCOM_ = ±10V, 
Figure 2






TA = TMIN to TMAX
-0.5 0.001 0.5TA = +25°C
VIN_ = 0 or 5V µA
-5 5
ILLogic Supply Current
TA = TMIN to TMAX
5 25












VIN_ = 0 or 5V µA
-5 5
I+Positive Supply Current
TA = TMIN to TMAX
-0.5 0.001 0.5TA = +25°C
VIN_ = 0 or 5V µA
-5 5
IGNDGround Current
TA = TMIN to TMAX
CL = 1.0nF, VGEN = 0, RGEN = 0, Figure 4, 
TA = +25°C
480 pCQCharge Injection
RL = 50Ω, f = 1MHz, Figure 5, TA = +25°CVISOOff-Isolation (Note 7) dB
f = 1MHz, Figure 7, TA = +25°C





TA = TMIN to TMAX
TA = TMIN to TMAX
325
275
f = 1MHz, Figure 7, TA = +25°CCOFFNC_ or NO_ Capacitance pF34
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ELECTRICAL CHARACTERISTICS—Single Supply
(V+ = +12V, V- = 0, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are
TA = +25°C.) (Note 2)
-0.5 0.01 0.5TA = +25°C
0.9 1.3
0.2 0.5
VCOM_ = 1V, 10V;
VNO_ or VNC_ = 10V, 1V
nA











NO_ or NC_ Off-Leakage
Current (Notes 6, 9) TA = TMIN to TMAX
-1 0.02 1TA = +25°C
-0.5 0.01 0.5
VCOM_ = 10V, 1V;
VNO_ or VNC_ = 10V,
1V, or floating
nA
TA = +25°CVCOM_ = 10V, 1V;









(Notes 6, 9) TA = TMIN to TMAX
2.4
-0.5 0.001 0.5 µAIINH
V
0.8
VINHLogic Input Voltage High
Input Current with Input
Voltage High
5.5 8










TA = +25°CICOM_ = 10mA,









VIN_ = 0.8V -0.5 0.001 0.5 µAIINL
Input Current with Input
Voltage Low
Power-Supply Range V4.5 36.0
-0.5 0.001 0.5
VIN_ = 0 or 5VI+Positive Supply Current µA
-5 5
TA = +25°C
TA = TMIN to TMAX
TA = +25°C
TA = TMIN to TMAX
-0.5 0.001 0.5
VIN_ = 0 or 5VILLogic Supply Current µA
-5 5
TA = +25°C
TA = TMIN to TMAX
-0.5 0.001 0.5
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Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used
in this data sheet.
Note 3: Guaranteed by design.
Note 4: ∆RON = RON_MAX - RON_MIN.
Note 5: Flatness is defined as the difference between the maximum and minimum values of on-resistance as measured over the
specified analog signal range.
Note 6: Leakage currents are 100% tested at the maximum-rated hot temperature and guaranteed by correlation at +25°C.
Note 7: Off-isolation = 20log10 [VCOM_ / (VNC_ or VNO_)]. VCOM_ = output, VNC_ or VNO_ = input to off switch.
Note 8: Between any two switches.
Note 9: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.
ELECTRICAL CHARACTERISTICS—Single Supply (continued)
(V+ = +12V, V- = 0, VL = +5V, GND = 0, VINH = +2.4V, VINL = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are
TA = +25°C.) (Note 2)
TA = TMIN to TMAX
RL = 100Ω, CL = 35pF, Figure 3, TA = +25°C
VCOM_ = 10V, Figure 2
TA = TMIN to TMAX
VCOM_ = 10V, Figure 2
TA = +25°C
RL = 50Ω, f = 1MHz, Figure 6VCT
CONDITIONS
10 75






Delay (MAX4622 only) 
(Note 3)





nstONTurn-On Time (Note 3)
UNITSMIN TYP MAXSYMBOLPARAMETER
SWITCH DYNAMIC CHARACTERISTICS
CL = 1.0nF, VGEN = 0, RGEN = 0, Figure 4 45 pCQCharge Injection
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Typical Operating Characteristics
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V+, V- = ±5V
ICOM = 10mA
V+, V- = ±15V
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Pin Description Applications Information
Operation with Supply Voltages 
Other than ±15V
The MAX4621/MAX4622/MAX4623 switches operate with
±4.5V to ±18V bipolar supplies and a +4.5V to +36V sin-
gle supply. In either case, analog signals ranging from 
V+ to V- can be switched. The Typical Operating
Characteristics graphs show the typical on-resistance
variation with analog signal and supply voltage.
Overvoltage Protection
Proper power-supply sequencing is recommended for all
CMOS devices. It is important not to exceed the absolute
maximum ratings because stresses beyond the listed rat-
ings may cause permanent damage to the devices.
Always sequence V+ on first, followed by VL, V-, and
logic inputs. If power-supply sequencing is not possible,
add two small signal diodes in series with the supply pins
and a Schottky diode between V+ and VL (Figure 1).
Adding diodes reduces the analog signal range to 1V
below V+ and 1V above V-, but low switch resistance and
low leakage characteristics are unaffected. The differ-





Not internally connected2, 7






Not internally connected2, 7


























































4, 5, 9, 16
VL Logic Supply-Voltage Input12
IN2, IN1 Digital Logic Inputs10, 15

















































LOGIC INPUT WAVEFORM IS INVERTED FOR

















    FOR tON
VCOM = -10V
    FOR tOFF
FOR LOAD CONDITIONS, SEE Electrical Characteristics.









































































Figure 2. Switching-Time Test Circuit
Figure 3. MAX4622 Break-Before-Make Test Circuit









































































































Figure 6. Crosstalk Test Circuit
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Ordering Information (continued) Chip Information
PART
MAX4621ESE








MAX4622CPE 0°C to +70°C
0°C to +70°C 16 Narrow SO
16 Plastic DIP
MAX4622EPE -40°C to +85°C 16 Plastic DIP
MAX4623CSE 0°C to +70°C 16 Narrow SO
MAX4623CPE 0°C to +70°C 16 Plastic DIP








MAX4622ESE -40°C to +85°C 16 Narrow SO
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The Graphic User Interface 
(GUI) 
 
Prompt for Administrator’s 
password when adding a 
new User Profile 
Adding A New User Profile 
On entering the correct password, the “User 
Profile Setup” frame is made available. 
Enter a New User Name and Password 
and then Confirm the Password 
Set a Default Directory Path using the 
frame below 
The GUI Start-up Screen 
Enter Password and click “Enter” 
If the Password is incorrect, a pop-up 
message appears informing the user on 
the number of tries that remain before 
the system locks out. A user has a 
maximum of 3 tries. 
On entering the incorrect password for 
the third time the following pop-up 
message appears. On clicking “OK” the 
Lock Out Screen is invoked. 
The Lock Out Screen 
The only input available is the “Lock 
Out Password” input box.  
When the correct password is entered by 
the Administrator, the system is unlocked. 
Unlocked System 
On entering a valid user password, the 
user name associated to the entered 
password is displayed by the system in the 
“Name” frame. 
The user will then populate all the Test “Setup 
Fields” in order to set the test parameters. If 
any field is not completed when the “Load” 
button is clicked, a pop-up / input message will 
appear. 
Also, note the mode of operation in 
the “Test Status” display.  
Enter the required data and click “OK” 
The required data is placed into the relevant field and the “Load” button turns green 
indicating that data is being transmitted to the controller. Once the controller has received 
the data it informs the GUI and the “Load” button changes to a “Start” button. This is a 
quick process and user may not even see the “Load” button turning green before it changes 
into a “Start” button.  
Note that the “Test Status” display is 
updated according to the settings in the 
“Test Setup Fields” 
At this point, the date and test start time is 
displayed 
Click on the “View Controls” button to 
access the user identification inputs for 
use of the simulator. 
Enter the Super User, user name and 
password. 
Simulator Controls are made available on 
entering the correct Super User user name 
and password. 
A simulated “Ready to begin test” prompt, 
“d”, is entered into the simulator input box. 
The “Load” button changes to a “Start” 
button on receiving this prompt. 
A simulated “Increment the number of bars” 
prompt, “I”, is entered into the simulator input box. 
The “Test Status” display is updated 
accordingly 
A simulated “Error 1” prompt, “J”, is 
entered into the simulator input box. 
Error 1 is indicated on the “Error Status” 
display 
Manual Reading functionality is enabled, 
(indicated by the “Reading Prompt” status 
changing from red to green) 
A simulated “Error 2” prompt, “m”, is 
entered into the simulator input box. 
Error 2 is indicated on the “Error Status” 
display 
Manual Reading functionality is enabled, 
(indicated by the “Reading Prompt” status 
changing from red to green) 
A simulated “Error 3” prompt, “L”, is 
entered into the simulator input box. 
Error 3 is indicated on the “Error Status” 
display 
Due to possible effects of Error 3, an 
automatic “Emergency Stop” is invoked  
and the test is forced to end. This is 
indicated by highlighting the relevant 
controls buttons/indicators in the “Controls” 
frame. 
A simulated “Error 4” prompt, “Q”, is 
entered into the simulator input box. 
Error 4 is indicated on the “Error Status” 
display 
Error 4 may arise due to reasons that may 
either be crippling to the system or require 
a little attention from the test technician. It 
is for this reason that the user is given two 
options, either to continue after seeing to 
the problem, or invoking an emergency stop 
if the problem is crippling. These options 
are indicated by highlighting the relevant 
controls buttons/indicators in the “Controls” 
frame. 
On clicking on the Error 1 indication 
button, a pop-up box containing a 
brief explanation of the error appears 
On clicking on the Error 2 indication 
button, a pop-up box containing a 
brief explanation of the error appears 
On clicking on the Error 3 indication 
button, a pop-up box containing a 
brief explanation of the error appears 
On clicking on the Error 1 indication 
button, a pop-up box containing a 
brief explanation of the error appears 
When data is being received by the 
GUI, the “Test Status” frame 
indicates that an acquisition cycle is 
in progress. 
Opening a previously saved test file. 
Click on the “Open” button and a pop-up box appears 
prompting the user to enter an armature serial number 
or “Find” to search through all saved files 
Enter “Find” to search through all saved filed 
On entering “Find” a list of all saved 
tests under the armature serial 
numbers appear in a drop-down list. 
(If an armature serial number is 
entered directly into the input prompt, 
a list of all test for that specific 
armature will appear only) 
On clicking on a specific serial number, a 
list of all test dates on which tests on that 
armature were carried out, will appear, 
beginning with the “View All” option. On 
clicking on a specific date, only the results 
from tests on that date will be displayed. On 
clicking on the “View All” option, all test 
results for that armature serial number will 
be displayed.  
Display of results from a specific dated test. 
Results that are displayed during a test 
Results that are displayed during a test 
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The Remote Graphic User Interface 
(RGUI) 
 
In order for the remote user to gain 
access to the system, the user must enter 
the correct password 
Note that the remote user has access to 
the “Path Prosperities” frame, however, 
an Administrator's password is required 
to change the default path. 
Opening a saved test file. 
Click on the “Open” button and a pop-up box appears 
prompting the user to enter an armature serial number 
or “Find” to search through all saved files 
On entering “Find” a list of all saved 
tests under the armature serial 
numbers appear in a drop-down list. 
(If an armature serial number is 
entered directly into the input prompt, 
a list of all test for that specific 
armature will appear only) 
On entering “Find” a list of all saved 
tests under the armature serial 
numbers appear in a drop-down list. 
(If an armature serial number is 
entered directly into the input prompt, 
a list of all test for that specific 
armature will appear only) 
On clicking on a specific serial number, a 
list of all test dates on which tests on that 
armature were carried out, will appear, 
beginning with the “View All” option. On 
clicking on a specific date, only the results 
from tests on that date will be displayed. On 
clicking on the “View All” option, all test 
results for that armature serial number will 
be displayed.  
(Displayed here, are all the tests recorded 
for the specified armature serial number. 
Note that all the displayed test results were 
recorded on the same day, hence only one 
date appears after the “View All” option.) 
Selecting a new armature serial number 
By clicking on a specific date, only the 
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The Calibration Screen 
 
 
Individual readings recorded for the 
specified input value + a 1mV tolerance 
The injected voltage value 
is entered in the 1st column 
The value recorded by the 
system for this injected 
value is recorded in the 2nd 
column 
Raw data is recorded and 
displayed in this list box. 
100 successive readings for 
each pair of bars is 
displayed in its “raw” from 
as it is received from the 
controller. 
Click to close the 
calibration screen 
Click to view the 
Excel spreadsheet 
in which the 
received data is 
being recorded 
Click to re-take 
one or all readings 
Click to execute the 
calibration algorithm 
that will calculate 
and save the 
calibration/offset 
factor 
The entered, injected 
voltage value  
The recorded, system 
acquired value  
The check box “checked” or 
“ticked” to indicate that a 
reading for this input range 
has been completed 
Raw data is recorded and 
displayed in this list box. 
100 successive readings for 
each pair of bars is 
displayed in its “raw” from 
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0.199563 0.178944 0.180944 0.200813 0.185363 0.193806 0.177512 0.1995 0.197625 0.174088
0.171538 0.183744 0.200181 0.190025 0.171563 0.185588 0.1987 0.186706 0.176869 0.1883
0.1727 0.182819 0.203 0.191444 0.1735 0.181775 0.2056 0.1795 0.175606 0.196194
0.190256 0.171237 0.187006 0.201838 0.179819 0.176413 0.2007 0.1974 0.171981 0.184763
0.1935 0.207006 0.178681 0.174206 0.197219 0.200313 0.172263 0.174019 0.201325 0.1891
0.199513 0.176206 0.178813 0.200181 0.194756 0.170788 0.1867 0.1998 0.180944 0.172713
0.203619 0.182475 0.170231 0.1947 0.201694 0.178106 0.173894 0.201513 0.191006 0.175225
0.1775 0.172544 0.1976 0.198525 0.172263 0.1795 0.204438 0.188894 0.173775 0.191494
0.200838 0.193963 0.172606 0.184244 0.201813 0.190575 0.173212 0.1903 0.206019 0.178325
0.194475 0.202813 0.177938 0.172881 0.199225 0.202394 0.1719 0.1738 0.202838 0.198019
0.194206 0.174044 0.180081 0.199994 0.191181 0.174 0.18115 0.202212 0.191031 0.173788
0.17555 0.197744 0.200606 0.178806 0.176606 0.198588 0.200337 0.174019 0.1811 0.203125
0.175219 0.177638 0.201556 0.1935 0.171831 0.176681 0.202013 0.187931 0.1755 0.195406
0.200506 0.190525 0.172025 0.189006 0.200394 0.179806 0.179619 0.205806 0.189406 0.168825
0.181406 0.2026 0.191563 0.172838 0.184206 0.2022 0.191094 0.1719 0.188594 0.201594
0.202406 0.19715 0.1752 0.178344 0.200075 0.190819 0.169925 0.184325 0.1996 0.183813
0.2024 0.180606 0.173913 0.201206 0.202488 0.174194 0.177188 0.203244 0.1918 0.174206
0.175225 0.185794 0.201406 0.188 0.176606 0.1886 0.200038 0.186331 0.176419 0.1867
0.206369 0.1825 0.172769 0.192206 0.204544 0.181406 0.173406 0.192781 0.20175 0.1764
0.189613 0.202019 0.185394 0.174013 0.191213 0.204088 0.18215 0.168156 0.195019 0.205637
0.20075 0.193875 0.174425 0.183806 0.2019 0.1912 0.1722 0.186006 0.203275 0.187806
0.182144 0.202713 0.1903 0.174219 0.18325 0.198838 0.1835 0.171494 0.196125 0.1991
0.1947 0.2039 0.18155 0.174206 0.195794 0.199831 0.176606 0.175381 0.199913 0.199575
0.200925 0.173913 0.175619 0.201663 0.193206 0.170681 0.1894 0.204406 0.183006 0.172794
0.1699 0.198306 0.200825 0.174494 0.173081 0.201988 0.1899 0.174425 0.186425 0.199413
0.171931 0.185194 0.201212 0.187275 0.175806 0.186475 0.200313 0.185344 0.172888 0.197638
0.19765 0.187913 0.174594 0.189675 0.204619 0.182 0.170806 0.191125 0.205613 0.1815
0.187006 0.202294 0.189613 0.173788 0.188406 0.200606 0.187613 0.169538 0.198388 0.191144
0.188238 0.199906 0.183844 0.168988 0.191888 0.204519 0.183631 0.172975 0.196888 0.201819
0.174006 0.1784 0.20075 0.188706 0.175031 0.1807 0.201663 0.189131 0.173944 0.198206
0.1734 0.197481 0.201188 0.1727 0.172781 0.202212 0.191213 0.172175 0.1855 0.200613
0.201919 0.1895 0.171856 0.194206 0.203406 0.1783 0.171994 0.195419 0.199225 0.175006
0.1928 0.173738 0.179613 0.203144 0.193206 0.174613 0.183969 0.199988 0.184794 0.169888
0.199563 0.178544 0.1751 0.1966 0.2006 0.177794 0.175225 0.197619 0.1999 0.179619
0.194813 0.20175 0.18 0.173613 0.195806 0.2018 0.182 0.172988 0.2024 0.1894
0.199513 0.174488 0.175513 0.202269 0.2006 0.174319 0.184813 0.200075 0.187531 0.1695
0.198213 0.199006 0.173306 0.173625 0.198306 0.2003 0.1715 0.179781 0.202231 0.194425
0.200813 0.188669 0.17445 0.188 0.201456 0.181744 0.1734 0.2011 0.195606 0.17275
0.1855 0.203006 0.189 0.175619 0.184738 0.1998 0.183588 0.170413 0.1923 0.203938
0.204 0.183738 0.173294 0.197006 0.200862 0.1779 0.175669 0.197269 0.200363 0.177806
0.174681 0.200888 0.1939 0.1752 0.179606 0.201206 0.197531 0.174144 0.176806 0.201406
0.200306 0.181431 0.172631 0.194906 0.199988 0.1742 0.176594 0.2003 0.197644 0.172181
0.196306 0.1719 0.177556 0.201469 0.194425 0.1734 0.180413 0.199831 0.193781 0.1723
0.199963 0.1819 0.176219 0.202444 0.1979 0.173481 0.184838 0.202306 0.189663 0.174144
0.175806 0.192075 0.200406 0.172994 0.1787 0.2015 0.190788 0.172313 0.186444 0.198594
0.199513 0.200319 0.1687 0.185125 0.198306 0.184813 0.173138 0.193431 0.204644 0.1803
0.1896 0.201669 0.1807 0.174638 0.19995 0.190219 0.175994 0.190319 0.2043 0.179344
0.200794 0.180013 0.172731 0.198838 0.194419 0.173406 0.179581 0.2022 0.188038 0.175006
0.172181 0.19515 0.199488 0.175831 0.1719 0.199488 0.1899 0.173188 0.1914 0.203806
0.172181 0.179206 0.200738 0.1944 0.172075 0.181613 0.202463 0.193406 0.1717 0.1795
0.182869 0.201269 0.191031 0.177219 0.187806 0.2014 0.186438 0.174844 0.188181 0.202438
0.190038 0.173406 0.201406 0.193813 0.1752 0.183988 0.202 0.190844 0.169281 0.1839
0.200813 0.1768 0.181694 0.2007 0.1891 0.169675 0.1864 0.198863 0.182206 0.1723
0.193538 0.199806 0.173675 0.171506 0.202206 0.1915 0.172344 0.180025 0.2008 0.191806
0.17655 0.178281 0.200306 0.193219 0.172306 0.1848 0.204144 0.192413 0.170813 0.183931
0.171581 0.203019 0.1932 0.169094 0.187019 0.2019 0.190806 0.173988 0.184725 0.199663
0.188606 0.202488 0.176694 0.176013 0.200881 0.189788 0.171619 0.19435 0.1995 0.177606
0.198081 0.1867 0.172025 0.193419 0.2059 0.183106 0.172344 0.1939 0.201206 0.1804
0.180619 0.202356 0.183019 0.172944 0.196825 0.1999 0.176381 0.175006 0.198206 0.198438
0.182206 0.172044 0.196088 0.200813 0.177406 0.173925 0.198381 0.202281 0.172794 0.174694
0.1791 0.201894 0.1889 0.176406 0.186475 0.199894 0.189406 0.170544 0.192888 0.200875
0.177688 0.1768 0.1982 0.200406 0.175362 0.175094 0.199869 0.199413 0.174081 0.176606
0.172606 0.18075 0.200306 0.192806 0.173625 0.191194 0.200763 0.176213 0.1751 0.198788
0.196875 0.201212 0.179219 0.1751 0.198263 0.197681 0.175888 0.177206 0.202019 0.199913
0.1819 0.170206 0.194394 0.2024 0.173613 0.179819 0.203713 0.1887 0.173138 0.188606
0.201406 0.173644 0.19555 0.202613 0.172825 0.184606 0.204013 0.188481 0.172375 0.185594
0.1704 0.1971 0.200044 0.172606 0.182981 0.203006 0.189431 0.1707 0.186319 0.202206
0.1742 0.183869 0.203169 0.191944 0.171344 0.184306 0.2019 0.188775 0.175344 0.187363
0.172881 0.178194 0.205406 0.18795 0.168288 0.193644 0.201212 0.1778 0.178231 0.201344
0.200619 0.1742 0.178744 0.200181 0.196 0.173625 0.175781 0.202806 0.1879 0.1727
0.186713 0.1762 0.187381 0.199388 0.187613 0.172306 0.1894 0.200188 0.183219 0.169
0.185006 0.2011 0.1887 0.170206 0.185506 0.199644 0.185394 0.171506 0.198081 0.202988
0.1921 0.200606 0.1715 0.1831 0.202006 0.187 0.1752 0.194438 0.202219 0.174206
0.172075 0.201219 0.191631 0.173638 0.183994 0.201125 0.191006 0.173625 0.1843 0.2028
0.1743 0.189188 0.2027 0.182175 0.173619 0.198806 0.199606 0.1731 0.184406 0.204938
0.191406 0.203394 0.18315 0.171406 0.1915 0.202413 0.180406 0.172438 0.200656 0.203
0.173406 0.178381 0.2003 0.1927 0.172606 0.186006 0.200613 0.181131 0.1731 0.1959
0.179088 0.203006 0.193638 0.1711 0.185594 0.206 0.189594 0.175738 0.186481 0.203606
0.178806 0.174363 0.201269 0.192794 0.172794 0.183913 0.202006 0.182781 0.169025 0.192413
0.1768 0.200975 0.199169 0.172344 0.186013 0.2018 0.192406 0.172013 0.1864 0.202206
0.1994 0.174206 0.174675 0.196606 0.203163 0.181619 0.171806 0.188894 0.2024 0.191213
0.178838 0.2028 0.191006 0.1739 0.184375 0.199288 0.187088 0.172038 0.1931 0.20405
0.179806 0.201188 0.199013 0.179806 0.174544 0.195806 0.204488 0.1851 0.173281 0.187644
0.185563 0.204138 0.191006 0.173013 0.182606 0.201438 0.194412 0.1729 0.178206 0.1999
0.1847 0.1743 0.185144 0.203106 0.1899 0.1717 0.177013 0.200356 0.1991 0.175394
0.1687 0.1901 0.2008 0.188413 0.173681 0.186819 0.200925 0.188794 0.1703 0.185406
0.172719 0.192338 0.203244 0.188194 0.173513 0.1851 0.2035 0.188438 0.175031 0.185794
0.1883 0.200794 0.186481 0.1747 0.186744 0.201588 0.190438 0.175 0.1818 0.20135
0.181888 0.171619 0.189675 0.199338 0.1883 0.171706 0.185294 0.202181 0.189738 0.172794
0.200731 0.192838 0.174194 0.173075 0.2008 0.202613 0.175138 0.175213 0.198213 0.2014
0.182088 0.171006 0.189619 0.199806 0.184781 0.175913 0.186425 0.199663 0.1896 0.175
0.2026 0.184581 0.1702 0.191006 0.201981 0.186475 0.174494 0.186413 0.2015 0.189181
0.198069 0.197681 0.178269 0.173888 0.194231 0.202394 0.181206 0.175219 0.194844 0.204606
0.170181 0.182544 0.201912 0.199263 0.174594 0.175806 0.195563 0.203925 0.1832 0.169675
0.200606 0.188194 0.169531 0.1868 0.202406 0.191994 0.172606 0.183019 0.20075 0.190206
0.180413 0.174806 0.202044 0.201219 0.173838 0.1759 0.200888 0.190588 0.173663 0.185513
0.175238 0.194206 0.204394 0.1795 0.172825 0.192644 0.2026 0.1767 0.173663 0.200819
0.174206 0.194425 0.2007 0.180706 0.169469 0.190231 0.1983 0.1899 0.173406 0.182994
0.178806 0.175563 0.196175 0.2038 0.183669 0.169881 0.190894 0.200331 0.187919 0.173906
0.200481 0.197125 0.175019 0.176613 0.197544 0.199525 0.178106 0.1683 0.195106 0.1999
0.1795 0.171031 0.188294 0.2012 0.188275 0.173519 0.185388 0.201737 0.1946 0.173188
0.199806 0.200413 0.1788 0.172038 0.192875 0.2015 0.187594 0.1747 0.1835 0.200881
0.197619 0.1739 0.181581 0.201406 0.1899 0.174319 0.179419 0.2003 0.199288 0.178594
0.174563 0.182088 0.202469 0.194444 0.1748 0.177106 0.200819 0.1989 0.1798 0.170425
0.202813 0.177838 0.170281 0.190006 0.199263 0.190269 0.1695 0.18035 0.202425 0.1991
0.199806 0.190206 0.169081 0.184838 0.200081 0.194788 0.175006 0.175131 0.196331 0.201212
0.1885 0.172219 0.185744 0.200838 0.193219 0.1719 0.1794 0.201163 0.191213 0.174144
0.200825 0.187288 0.17605 0.185675 0.203006 0.190475 0.1748 0.177731 0.202413 0.192338
0.191819 0.174675 0.175056 0.195581 0.202019 0.177581 0.172013 0.191806 0.199606 0.190038
0.1847 0.204094 0.191213 0.1739 0.182206 0.202413 0.199869 0.177144 0.1704 0.1883
0.197431 0.204606 0.183275 0.175175 0.183906 0.204025 0.188356 0.17195 0.185163 0.200838
0.172825 0.1768 0.196 0.204075 0.185381 0.1749 0.1868 0.200825 0.192975 0.172144
0.1772 0.2008 0.195006 0.174356 0.175925 0.199238 0.202019 0.182013 0.1695 0.194944
0.186475 0.175213 0.191725 0.200381 0.183219 0.173181 0.194425 0.202725 0.1864 0.174788
0.190969 0.172788 0.1799 0.202488 0.196794 0.174713 0.176206 0.198444 0.200025 0.178394
0.1731 0.174038 0.195581 0.2046 0.184025 0.176819 0.187006 0.200813 0.190219 0.172694
0.2024 0.177238 0.171881 0.198206 0.200656 0.17995 0.1736 0.190975 0.201781 0.187563
0.182594 0.172144 0.187819 0.201456 0.189406 0.170888 0.181638 0.202019 0.197531 0.1767
0.2019 0.188144 0.175 0.187225 0.200025 0.190219 0.172013 0.1836 0.2036 0.202
0.191 0.175006 0.179831 0.202381 0.200813 0.176356 0.1768 0.1976 0.203906 0.184406
0.172025 0.1836 0.201838 0.194713 0.175794 0.176888 0.1991 0.198325 0.178744 0.169
0.1815 0.167675 0.190788 0.199106 0.188844 0.170775 0.186806 0.2026 0.189625 0.1731
0.203 0.189106 0.175019 0.181994 0.200838 0.200406 0.173688 0.1743 0.195906 0.204038
0.200413 0.180025 0.174194 0.1942 0.201181 0.184231 0.174206 0.188487 0.200413 0.190094
0.175919 0.198775 0.202438 0.170794 0.177625 0.197906 0.200419 0.179406 0.17355 0.201194
0.201244 0.19275 0.1711 0.174525 0.199213 0.200025 0.175581 0.172694 0.1935 0.1986
0.199106 0.189469 0.174806 0.183375 0.202994 0.192825 0.172238 0.17435 0.1972 0.200606
0.194394 0.174538 0.1724 0.196463 0.204525 0.1844 0.171531 0.187581 0.199138 0.188013
0.183087 0.202919 0.1972 0.175606 0.17495 0.2008 0.201419 0.177975 0.170488 0.188381
0.174481 0.172988 0.2024 0.193681 0.174206 0.173688 0.198806 0.204 0.183113 0.172094
0.180419 0.2024 0.202869 0.175944 0.172725 0.1923 0.2055 0.184025 0.176844 0.185531
0.1736 0.178006 0.199563 0.195531 0.1747 0.176413 0.197206 0.204488 0.180381 0.170744
0.185438 0.173406 0.195806 0.203919 0.183606 0.170994 0.190756 0.203387 0.1855 0.1746
0.1934 0.203006 0.186438 0.1766 0.184706 0.204606 0.190819 0.172788 0.175556 0.200075
0.173513 0.1772 0.19995 0.200144 0.178819 0.1742 0.196488 0.206281 0.185206 0.176606
0.200419 0.188744 0.174069 0.1854 0.201406 0.192831 0.175219 0.184038 0.201206 0.1927
0.200413 0.17845 0.174063 0.194006 0.204406 0.183894 0.1732 0.189625 0.200606 0.189006
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0.186406 0.199131 0.189988 0.1739 0.178475 0.2019 0.194744 0.173294 0.175325 0.1947
0.1755 0.1752 0.202806 0.191606 0.1722 0.1868 0.2038 0.176719 0.174788 0.204413
0.173294 0.197981 0.201394 0.1814 0.1683 0.189075 0.198981 0.189825 0.170706 0.18085
0.1903 0.175638 0.176606 0.199225 0.2003 0.177188 0.1739 0.195106 0.2035 0.1844
0.174231 0.196794 0.199131 0.174806 0.175031 0.1983 0.2012 0.1815 0.167588 0.1867
0.187294 0.199831 0.189181 0.172606 0.182819 0.200337 0.195594 0.174188 0.176619 0.196387
0.176606 0.177219 0.202069 0.197888 0.174269 0.177219 0.1947 0.203956 0.183219 0.173638
0.1787 0.174713 0.199006 0.202994 0.1734 0.174425 0.196094 0.196706 0.1747 0.1747
0.180013 0.199931 0.19555 0.172488 0.175281 0.2003 0.20235 0.177806 0.174206 0.194419
0.172994 0.176281 0.201912 0.200606 0.1794 0.171 0.189081 0.1982 0.186944 0.17355
0.171113 0.185213 0.20075 0.197481 0.174781 0.173581 0.194988 0.2019 0.18355 0.177419
0.196681 0.190206 0.173569 0.181638 0.202969 0.200606 0.179806 0.169294 0.193444 0.202306
0.193 0.172638 0.171906 0.196306 0.198331 0.1784 0.1718 0.1915 0.201806 0.188313
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0.1863 0.1995 0.1891 0.170231 0.187119 0.201125 0.191006 0.176681 0.186713 0.198331
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0.174869 0.195806 0.201538 0.182131 0.1719 0.192419 0.199994 0.18405 0.176825 0.192194
0.171288 0.197806 0.203806 0.180769 0.171806 0.1912 0.199131 0.189613 0.1734 0.186406
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0.168975 0.184794 0.2007 0.194806 0.175606 0.1731 0.201244 0.198738 0.176881 0.1752
0.1979 0.1894 0.1707 0.183606 0.201538 0.197638 0.17355 0.176781 0.1951 0.203806
0.206819 0.185806 0.176206 0.184731 0.203425 0.191619 0.171675 0.183931 0.202825 0.18915
0.1843 0.2007 0.192619 0.172656 0.175219 0.198537 0.199225 0.180375 0.169406 0.191288
0.200044 0.201206 0.177406 0.174675 0.194844 0.205613 0.184419 0.176419 0.184794 0.205619
0.179038 0.170206 0.194206 0.20115 0.187806 0.172025 0.185444 0.2028 0.19115 0.172756
0.187481 0.199788 0.190294 0.173663 0.180469 0.2007 0.197694 0.180144 0.170788 0.190775
0.196063 0.203963 0.184825 0.1772 0.186019 0.200719 0.1907 0.173106 0.175781 0.199056
0.173819 0.175738 0.197613 0.206038 0.184419 0.175213 0.1843 0.200125 0.191619 0.174306
0.177125 0.1695 0.1926 0.197106 0.188125 0.173212 0.182737 0.201488 0.197431 0.175381
0.202013 0.202856 0.176369 0.172075 0.1912 0.200125 0.188569 0.175869 0.185531 0.204138
0.202469 0.178019 0.175181 0.194206 0.203344 0.1846 0.169206 0.188487 0.199394 0.190369
0.201544 0.1878 0.175806 0.185431 0.2007 0.1895 0.173219 0.1803 0.1992 0.200794
0.186331 0.201519 0.190806 0.172694 0.1797 0.199538 0.202488 0.177694 0.173638 0.1928
0.204544 0.191681 0.172381 0.175138 0.200838 0.2006 0.173944 0.171106 0.1922 0.20075
0.175638 0.201269 0.20075 0.176994 0.174206 0.192744 0.205613 0.186838 0.175263 0.185113
0.197 0.202425 0.179819 0.1719 0.189938 0.2028 0.185681 0.174494 0.185688 0.202675
0.174425 0.18475 0.2017 0.196619 0.175806 0.174006 0.197494 0.205406 0.1827 0.176606
0.1999 0.1999 0.180025 0.168556 0.191338 0.200744 0.188038 0.171156 0.185269 0.203006
0.177638 0.199994 0.1975 0.173688 0.176063 0.199619 0.199831 0.180544 0.169806 0.1926
0.198206 0.172381 0.176838 0.195875 0.199538 0.1807 0.1675 0.1891 0.201269 0.185581
0.193206 0.200813 0.188606 0.171894 0.183288 0.202544 0.192206 0.172694 0.180019 0.200888
0.200825 0.199806 0.1715 0.1743 0.195538 0.201206 0.180038 0.168344 0.188881 0.199856
0.187119 0.2035 0.191225 0.1715 0.181213 0.202406 0.195138 0.173513 0.171875 0.199225
0.1894 0.198806 0.189406 0.1687 0.1851 0.203275 0.189625 0.174844 0.179494 0.2028
0.187856 0.197906 0.1912 0.171906 0.184275 0.202425 0.191013 0.1715 0.17435 0.1975
0.201244 0.189613 0.17275 0.1814 0.202463 0.194463 0.1754 0.1731 0.197625 0.20195
0.1731 0.175006 0.198019 0.201881 0.181088 0.170938 0.1912 0.202494 0.185906 0.171894
0.178206 0.173994 0.195044 0.203006 0.1815 0.172794 0.188475 0.199238 0.189619 0.174806
0.174713 0.184194 0.204669 0.189081 0.173006 0.1807 0.203006 0.197419 0.171594 0.174469
0.190444 0.168706 0.183806 0.203169 0.192831 0.1732 0.1771 0.200013 0.201125 0.177206
0.173506 0.1766 0.1992 0.200656 0.176075 0.173506 0.198194 0.2019 0.18155 0.171144
0.179137 0.202413 0.203 0.177625 0.171525 0.191994 0.202438 0.188406 0.173975 0.1835
0.191606 0.174044 0.1806 0.199544 0.200606 0.176825 0.174606 0.193694 0.201906 0.183606
0.1975 0.200025 0.1816 0.1697 0.19075 0.2015 0.186619 0.173406 0.184975 0.205469
0.2038 0.1727 0.184606 0.202256 0.193775 0.174081 0.1739 0.199113 0.202988 0.1752
0.176606 0.185188 0.201638 0.190438 0.171781 0.176825 0.200038 0.200619 0.178481 0.172381
0.1718 0.184144 0.201188 0.195969 0.1717 0.174019 0.198806 0.200025 0.182269 0.170006
0.1866 0.204569 0.189294 0.173738 0.17775 0.200281 0.201219 0.17755 0.169556 0.190888
0.172094 0.184025 0.199594 0.1907 0.173506 0.181206 0.202206 0.198763 0.178744 0.174444
0.193238 0.205431 0.187194 0.1747 0.186813 0.202387 0.191006 0.173913 0.183531 0.198781
0.183788 0.171806 0.188038 0.199906 0.190344 0.171031 0.184825 0.200494 0.1943 0.173913
0.175606 0.181294 0.200881 0.197563 0.173581 0.180825 0.2024 0.197625 0.175919 0.1755
0.202544 0.187606 0.175806 0.183556 0.204644 0.191213 0.174013 0.175806 0.199613 0.202613
0.190713 0.175606 0.179137 0.202006 0.201 0.179413 0.1694 0.191606 0.199894 0.190206
0.182019 0.201525 0.19755 0.17125 0.1747 0.197638 0.201344 0.178756 0.170437 0.1898
0.199006 0.1885 0.173806 0.182788 0.201113 0.197613 0.173788 0.174481 0.196181 0.201288
0.201088 0.177944 0.167238 0.189613 0.1987 0.189888 0.172713 0.186031 0.172075 0.2038
0.17765 0.200988 0.2024 0.177519 0.1729 0.194419 0.200875 0.1775 0.174006 0.195013
0.1747 0.196038 0.204488 0.1838 0.168825 0.188888 0.197281 0.188381 0.173613 0.181613
0.1893 0.174406 0.1729 0.1978 0.199806 0.179969 0.171406 0.188181 0.199113 0.190206
0.170544 0.183344 0.202256 0.196 0.1736 0.173206 0.197744 0.199344 0.181638 0.170425
0.177406 0.173494 0.190188 0.200944 0.188138 0.175031 0.185369 0.2015 0.1943 0.174663
0.1991 0.1791 0.170806 0.189206 0.200963 0.189475 0.171044 0.184138 0.202806 0.193294
0.18825 0.171531 0.1847 0.202438 0.194438 0.171281 0.1796 0.200606 0.201744 0.173581
0.205419 0.191056 0.171094 0.182681 0.2028 0.1943 0.173125 0.1727 0.199913 0.2014
0.190413 0.172706 0.177788 0.202206 0.200825 0.178606 0.173806 0.1912 0.201394 0.187606
0.186806 0.203562 0.193219 0.173688 0.174144 0.198219 0.2015 0.180694 0.168494 0.191744
0.193194 0.17255 0.177406 0.200419 0.1995 0.1783 0.16935 0.188544 0.200606 0.189531
0.203631 0.199619 0.1816 0.168038 0.189625 0.1979 0.186581 0.1753 0.185194 0.199744
0.173206 0.186438 0.202044 0.192813 0.173613 0.180025 0.202219 0.197631 0.1743 0.175763
0.199094 0.173638 0.175 0.196613 0.206206 0.182481 0.172025 0.187613 0.201394 0.189638
0.189213 0.175338 0.186438 0.200825 0.1883 0.172769 0.184388 0.2003 0.191006 0.174606
0.1992 0.179244 0.170838 0.195006 0.2023 0.1835 0.1743 0.187581 0.199794 0.190206
0.2019 0.176794 0.170594 0.195606 0.204025 0.178706 0.171225 0.194475 0.204606 0.182269
0.200075 0.1806 0.1716 0.194412 0.203475 0.187831 0.175944 0.185538 0.204588 0.188881
0.1781 0.172188 0.1906 0.201238 0.188763 0.174206 0.183125 0.201294 0.192606 0.173638
0.186219 0.202731 0.189794 0.171194 0.17555 0.199381 0.2028 0.1727 0.174806 0.196831
0.186819 0.203194 0.1891 0.17275 0.181 0.200713 0.200744 0.170475 0.173206 0.1967
0.197638 0.203413 0.183213 0.174538 0.1866 0.199606 0.1859 0.175044 0.191606 0.202488
0.175225 0.196737 0.204606 0.181981 0.17355 0.189613 0.199225 0.190606 0.172606 0.184356
0.18635 0.200844 0.190806 0.173794 0.1822 0.2005 0.197494 0.1742 0.1755 0.195806
0.204025 0.18995 0.175006 0.181625 0.200825 0.1979 0.177394 0.174613 0.196406 0.202356
0.173206 0.188744 0.200025 0.190806 0.172888 0.184363 0.1999 0.194256 0.173925 0.177406
0.18955 0.1742 0.182206 0.201406 0.196963 0.172381 0.174231 0.199 0.201594 0.181688
0.174881 0.201513 0.201594 0.178819 0.174038 0.194213 0.204781 0.181681 0.168894 0.19115
0.196731 0.200025 0.1783 0.172544 0.193463 0.203806 0.183288 0.1699 0.187575 0.203288
0.189906 0.198594 0.18635 0.174881 0.187238 0.202006 0.187681 0.176606 0.190006 0.200188
0.199538 0.186413 0.1766 0.189006 0.201269 0.189094 0.1723 0.180606 0.203613 0.2011
0.194969 0.205613 0.185669 0.175744 0.185538 0.2015 0.192838 0.172269 0.193394 0.203244
0.198525 0.1755 0.1758 0.1995 0.199919 0.1771 0.170788 0.191106 0.1996 0.1887
0.177419 0.201206 0.199806 0.1796 0.173613 0.19075 0.199588 0.189206 0.1732 0.1848
0.195806 0.204025 0.184125 0.176388 0.187006 0.204069 0.191794 0.174813 0.180013 0.202331
0.182388 0.170456 0.188944 0.2003 0.186738 0.174719 0.185138 0.201113 0.1928 0.171394
0.1707 0.1847 0.2008 0.19075 0.1715 0.176606 0.2014 0.204 0.176731 0.176206
0.199056 0.191006 0.171406 0.1837 0.200763 0.191006 0.1731 0.1768 0.19635 0.202763
0.181494 0.169544 0.188013 0.200825 0.191619 0.172281 0.183 0.200681 0.200631 0.177688
0.190688 0.1739 0.176419 0.198381 0.202425 0.183262 0.172694 0.1854 0.202819 0.18995
0.205406 0.182081 0.176987 0.1859 0.201181 0.190425 0.173 0.176075 0.198231 0.202806
0.203006 0.1918 0.172388 0.178069 0.2015 0.203056 0.178713 0.169538 0.191494 0.203106
0.171225 0.185913 0.204038 0.191544 0.174369 0.172519 0.1951 0.2008 0.1828 0.169294
0.1891 0.199856 0.188775 0.172769 0.185406 0.203363 0.191619 0.173212 0.182019 0.1997
0.174581 0.196138 0.203006 0.1842 0.172019 0.186344 0.200206 0.191213 0.173794 0.177162
0.172981 0.172306 0.197444 0.203606 0.181181 0.172494 0.187275 0.200694 0.187994 0.174738
0.174194 0.192206 0.204044 0.1867 0.16885 0.189744 0.2014 0.190013 0.172388 0.184406
0.181625 0.1711 0.188069 0.200606 0.190169 0.170294 0.184988 0.202819 0.195425 0.17515
0.175619 0.186413 0.205644 0.1902 0.1735 0.180038 0.200075 0.203606 0.178606 0.174344
0.199869 0.190281 0.170806 0.182813 0.202013 0.203019 0.172706 0.175069 0.1964 0.2015









































0.199563 0.178944 0.180944 0.200813 0.185363 0.193806 0.177512 0.1995 0.197625 0.174088
0.171538 0.183744 0.200181 0.190025 0.171563 0.185588 0.1987 0.186706 0.176869 0.1883
0.1727 0.182819 0.203 0.191444 0.1735 0.181775 0.2056 0.1795 0.175606 0.196194
0.190256 0.171237 0.187006 0.201838 0.179819 0.176413 0.2007 0.1974 0.171981 0.184763
0.1935 0.207006 0.178681 0.174206 0.197219 0.200313 0.172263 0.174019 0.201325 0.1891
0.199513 0.176206 0.178813 0.200181 0.194756 0.170788 0.1867 0.1998 0.180944 0.172713
0.203619 0.182475 0.170231 0.1947 0.201694 0.178106 0.173894 0.201513 0.191006 0.175225
0.1775 0.172544 0.1976 0.198525 0.172263 0.1795 0.204438 0.188894 0.173775 0.191494
0.200838 0.193963 0.172606 0.184244 0.201813 0.190575 0.173212 0.1903 0.206019 0.178325
0.194475 0.202813 0.177938 0.172881 0.199225 0.202394 0.1719 0.1738 0.202838 0.198019
0.194206 0.174044 0.180081 0.199994 0.191181 0.174 0.18115 0.202212 0.191031 0.173788
0.17555 0.197744 0.200606 0.178806 0.176606 0.198588 0.200337 0.174019 0.1811 0.203125
0.175219 0.177638 0.201556 0.1935 0.171831 0.176681 0.202013 0.187931 0.1755 0.195406
0.200506 0.190525 0.172025 0.189006 0.200394 0.179806 0.179619 0.205806 0.189406 0.168825
0.181406 0.2026 0.191563 0.172838 0.184206 0.2022 0.191094 0.1719 0.188594 0.201594
0.202406 0.19715 0.1752 0.178344 0.200075 0.190819 0.169925 0.184325 0.1996 0.183813
0.2024 0.180606 0.173913 0.201206 0.202488 0.174194 0.177188 0.203244 0.1918 0.174206
0.175225 0.185794 0.201406 0.188 0.176606 0.1886 0.200038 0.186331 0.176419 0.1867
0.206369 0.1825 0.172769 0.192206 0.204544 0.181406 0.173406 0.192781 0.20175 0.1764
0.189613 0.202019 0.185394 0.174013 0.191213 0.204088 0.18215 0.168156 0.195019 0.205637
0.20075 0.193875 0.174425 0.183806 0.2019 0.1912 0.1722 0.186006 0.203275 0.187806
0.182144 0.202713 0.1903 0.174219 0.18325 0.198838 0.1835 0.171494 0.196125 0.1991
0.1947 0.2039 0.18155 0.174206 0.195794 0.199831 0.176606 0.175381 0.199913 0.199575
0.200925 0.173913 0.175619 0.201663 0.193206 0.170681 0.1894 0.204406 0.183006 0.172794
0.1699 0.198306 0.200825 0.174494 0.173081 0.201988 0.1899 0.174425 0.186425 0.199413
0.171931 0.185194 0.201212 0.187275 0.175806 0.186475 0.200313 0.185344 0.172888 0.197638
0.19765 0.187913 0.174594 0.189675 0.204619 0.182 0.170806 0.191125 0.205613 0.1815
0.187006 0.202294 0.189613 0.173788 0.188406 0.200606 0.187613 0.169538 0.198388 0.191144
0.188238 0.199906 0.183844 0.168988 0.191888 0.204519 0.183631 0.172975 0.196888 0.201819
0.174006 0.1784 0.20075 0.188706 0.175031 0.1807 0.201663 0.189131 0.173944 0.198206
0.1734 0.197481 0.201188 0.1727 0.172781 0.202212 0.191213 0.172175 0.1855 0.200613
0.201919 0.1895 0.171856 0.194206 0.203406 0.1783 0.171994 0.195419 0.199225 0.175006
0.1928 0.173738 0.179613 0.203144 0.193206 0.174613 0.183969 0.199988 0.184794 0.169888
0.199563 0.178544 0.1751 0.1966 0.2006 0.177794 0.175225 0.197619 0.1999 0.179619
0.194813 0.20175 0.18 0.173613 0.195806 0.2018 0.182 0.172988 0.2024 0.1894
0.199513 0.174488 0.175513 0.202269 0.2006 0.174319 0.184813 0.200075 0.187531 0.1695
0.198213 0.199006 0.173306 0.173625 0.198306 0.2003 0.1715 0.179781 0.202231 0.194425
0.200813 0.188669 0.17445 0.188 0.201456 0.181744 0.1734 0.2011 0.195606 0.17275
0.1855 0.203006 0.189 0.175619 0.184738 0.1998 0.183588 0.170413 0.1923 0.203938
0.204 0.183738 0.173294 0.197006 0.200862 0.1779 0.175669 0.197269 0.200363 0.177806
1 2 3 4 5 6 7 8 9 10
        
   
0.174681 0.200888 0.1939 0.1752 0.179606 0.201206 0.197531 0.174144 0.176806 0.201406
0.200306 0.181431 0.172631 0.194906 0.199988 0.1742 0.176594 0.2003 0.197644 0.172181
0.196306 0.1719 0.177556 0.201469 0.194425 0.1734 0.180413 0.199831 0.193781 0.1723
0.199963 0.1819 0.176219 0.202444 0.1979 0.173481 0.184838 0.202306 0.189663 0.174144
0.175806 0.192075 0.200406 0.172994 0.1787 0.2015 0.190788 0.172313 0.186444 0.198594
0.199513 0.200319 0.1687 0.185125 0.198306 0.184813 0.173138 0.193431 0.204644 0.1803
0.1896 0.201669 0.1807 0.174638 0.19995 0.190219 0.175994 0.190319 0.2043 0.179344
0.200794 0.180013 0.172731 0.198838 0.194419 0.173406 0.179581 0.2022 0.188038 0.175006
0.172181 0.19515 0.199488 0.175831 0.1719 0.199488 0.1899 0.173188 0.1914 0.203806
0.172181 0.179206 0.200738 0.1944 0.172075 0.181613 0.202463 0.193406 0.1717 0.1795
0.182869 0.201269 0.191031 0.177219 0.187806 0.2014 0.186438 0.174844 0.188181 0.202438
0.190038 0.173406 0.201406 0.193813 0.1752 0.183988 0.202 0.190844 0.169281 0.1839
0.200813 0.1768 0.181694 0.2007 0.1891 0.169675 0.1864 0.198863 0.182206 0.1723
0.193538 0.199806 0.173675 0.171506 0.202206 0.1915 0.172344 0.180025 0.2008 0.191806
0.17655 0.178281 0.200306 0.193219 0.172306 0.1848 0.204144 0.192413 0.170813 0.183931
0.171581 0.203019 0.1932 0.169094 0.187019 0.2019 0.190806 0.173988 0.184725 0.199663
0.188606 0.202488 0.176694 0.176013 0.200881 0.189788 0.171619 0.19435 0.1995 0.177606
0.198081 0.1867 0.172025 0.193419 0.2059 0.183106 0.172344 0.1939 0.201206 0.1804
0.180619 0.202356 0.183019 0.172944 0.196825 0.1999 0.176381 0.175006 0.198206 0.198438
0.182206 0.172044 0.196088 0.200813 0.177406 0.173925 0.198381 0.202281 0.172794 0.174694
0.1791 0.201894 0.1889 0.176406 0.186475 0.199894 0.189406 0.170544 0.192888 0.200875
0.177688 0.1768 0.1982 0.200406 0.175362 0.175094 0.199869 0.199413 0.174081 0.176606
0.172606 0.18075 0.200306 0.192806 0.173625 0.191194 0.200763 0.176213 0.1751 0.198788
0.196875 0.201212 0.179219 0.1751 0.198263 0.197681 0.175888 0.177206 0.202019 0.199913
0.1819 0.170206 0.194394 0.2024 0.173613 0.179819 0.203713 0.1887 0.173138 0.188606
0.201406 0.173644 0.19555 0.202613 0.172825 0.184606 0.204013 0.188481 0.172375 0.185594
0.1704 0.1971 0.200044 0.172606 0.182981 0.203006 0.189431 0.1707 0.186319 0.202206
0.1742 0.183869 0.203169 0.191944 0.171344 0.184306 0.2019 0.188775 0.175344 0.187363
0.172881 0.178194 0.205406 0.18795 0.168288 0.193644 0.201212 0.1778 0.178231 0.201344
0.200619 0.1742 0.178744 0.200181 0.196 0.173625 0.175781 0.202806 0.1879 0.1727
0.186713 0.1762 0.187381 0.199388 0.187613 0.172306 0.1894 0.200188 0.183219 0.169
0.185006 0.2011 0.1887 0.170206 0.185506 0.199644 0.185394 0.171506 0.198081 0.202988
0.1921 0.200606 0.1715 0.1831 0.202006 0.187 0.1752 0.194438 0.202219 0.174206
0.172075 0.201219 0.191631 0.173638 0.183994 0.201125 0.191006 0.173625 0.1843 0.2028
0.1743 0.189188 0.2027 0.182175 0.173619 0.198806 0.199606 0.1731 0.184406 0.204938
0.191406 0.203394 0.18315 0.171406 0.1915 0.202413 0.180406 0.172438 0.200656 0.203
0.173406 0.178381 0.2003 0.1927 0.172606 0.186006 0.200613 0.181131 0.1731 0.1959
0.179088 0.203006 0.193638 0.1711 0.185594 0.206 0.189594 0.175738 0.186481 0.203606
0.178806 0.174363 0.201269 0.192794 0.172794 0.183913 0.202006 0.182781 0.169025 0.192413
0.1768 0.200975 0.199169 0.172344 0.186013 0.2018 0.192406 0.172013 0.1864 0.202206
11 12 13 14 15 16 17 18 19 20
        
   
0.1994 0.174206 0.174675 0.196606 0.203163 0.181619 0.171806 0.188894 0.2024 0.191213
0.178838 0.2028 0.191006 0.1739 0.184375 0.199288 0.187088 0.172038 0.1931 0.20405
0.179806 0.201188 0.199013 0.179806 0.174544 0.195806 0.204488 0.1851 0.173281 0.187644
0.185563 0.204138 0.191006 0.173013 0.182606 0.201438 0.194412 0.1729 0.178206 0.1999
0.1847 0.1743 0.185144 0.203106 0.1899 0.1717 0.177013 0.200356 0.1991 0.175394
0.1687 0.1901 0.2008 0.188413 0.173681 0.186819 0.200925 0.188794 0.1703 0.185406
0.172719 0.192338 0.203244 0.188194 0.173513 0.1851 0.2035 0.188438 0.175031 0.185794
0.1883 0.200794 0.186481 0.1747 0.186744 0.201588 0.190438 0.175 0.1818 0.20135
0.181888 0.171619 0.189675 0.199338 0.1883 0.171706 0.185294 0.202181 0.189738 0.172794
0.200731 0.192838 0.174194 0.173075 0.2008 0.202613 0.175138 0.175213 0.198213 0.2014
0.182088 0.171006 0.189619 0.199806 0.184781 0.175913 0.186425 0.199663 0.1896 0.175
0.2026 0.184581 0.1702 0.191006 0.201981 0.186475 0.174494 0.186413 0.2015 0.189181
0.198069 0.197681 0.178269 0.173888 0.194231 0.202394 0.181206 0.175219 0.194844 0.204606
0.170181 0.182544 0.201912 0.199263 0.174594 0.175806 0.195563 0.203925 0.1832 0.169675
0.200606 0.188194 0.169531 0.1868 0.202406 0.191994 0.172606 0.183019 0.20075 0.190206
0.180413 0.174806 0.202044 0.201219 0.173838 0.1759 0.200888 0.190588 0.173663 0.185513
0.175238 0.194206 0.204394 0.1795 0.172825 0.192644 0.2026 0.1767 0.173663 0.200819
0.174206 0.194425 0.2007 0.180706 0.169469 0.190231 0.1983 0.1899 0.173406 0.182994
0.178806 0.175563 0.196175 0.2038 0.183669 0.169881 0.190894 0.200331 0.187919 0.173906
0.200481 0.197125 0.175019 0.176613 0.197544 0.199525 0.178106 0.1683 0.195106 0.1999
0.1795 0.171031 0.188294 0.2012 0.188275 0.173519 0.185388 0.201737 0.1946 0.173188
0.199806 0.200413 0.1788 0.172038 0.192875 0.2015 0.187594 0.1747 0.1835 0.200881
0.197619 0.1739 0.181581 0.201406 0.1899 0.174319 0.179419 0.2003 0.199288 0.178594
0.174563 0.182088 0.202469 0.194444 0.1748 0.177106 0.200819 0.1989 0.1798 0.170425
0.202813 0.177838 0.170281 0.190006 0.199263 0.190269 0.1695 0.18035 0.202425 0.1991
0.199806 0.190206 0.169081 0.184838 0.200081 0.194788 0.175006 0.175131 0.196331 0.201212
0.1885 0.172219 0.185744 0.200838 0.193219 0.1719 0.1794 0.201163 0.191213 0.174144
0.200825 0.187288 0.17605 0.185675 0.203006 0.190475 0.1748 0.177731 0.202413 0.192338
0.191819 0.174675 0.175056 0.195581 0.202019 0.177581 0.172013 0.191806 0.199606 0.190038
0.1847 0.204094 0.191213 0.1739 0.182206 0.202413 0.199869 0.177144 0.1704 0.1883
0.197431 0.204606 0.183275 0.175175 0.183906 0.204025 0.188356 0.17195 0.185163 0.200838
0.172825 0.1768 0.196 0.204075 0.185381 0.1749 0.1868 0.200825 0.192975 0.172144
0.1772 0.2008 0.195006 0.174356 0.175925 0.199238 0.202019 0.182013 0.1695 0.194944
0.186475 0.175213 0.191725 0.200381 0.183219 0.173181 0.194425 0.202725 0.1864 0.174788
0.190969 0.172788 0.1799 0.202488 0.196794 0.174713 0.176206 0.198444 0.200025 0.178394
0.1731 0.174038 0.195581 0.2046 0.184025 0.176819 0.187006 0.200813 0.190219 0.172694
0.2024 0.177238 0.171881 0.198206 0.200656 0.17995 0.1736 0.190975 0.201781 0.187563
0.182594 0.172144 0.187819 0.201456 0.189406 0.170888 0.181638 0.202019 0.197531 0.1767
0.2019 0.188144 0.175 0.187225 0.200025 0.190219 0.172013 0.1836 0.2036 0.202
0.191 0.175006 0.179831 0.202381 0.200813 0.176356 0.1768 0.1976 0.203906 0.184406
21 22 23 24 25 26 27 28 29 30
        
   
0.172025 0.1836 0.201838 0.194713 0.175794 0.176888 0.1991 0.198325 0.178744 0.169
0.1815 0.167675 0.190788 0.199106 0.188844 0.170775 0.186806 0.2026 0.189625 0.1731
0.203 0.189106 0.175019 0.181994 0.200838 0.200406 0.173688 0.1743 0.195906 0.204038
0.200413 0.180025 0.174194 0.1942 0.201181 0.184231 0.174206 0.188487 0.200413 0.190094
0.175919 0.198775 0.202438 0.170794 0.177625 0.197906 0.200419 0.179406 0.17355 0.201194
0.201244 0.19275 0.1711 0.174525 0.199213 0.200025 0.175581 0.172694 0.1935 0.1986
0.199106 0.189469 0.174806 0.183375 0.202994 0.192825 0.172238 0.17435 0.1972 0.200606
0.194394 0.174538 0.1724 0.196463 0.204525 0.1844 0.171531 0.187581 0.199138 0.188013
0.183087 0.202919 0.1972 0.175606 0.17495 0.2008 0.201419 0.177975 0.170488 0.188381
0.174481 0.172988 0.2024 0.193681 0.174206 0.173688 0.198806 0.204 0.183113 0.172094
0.180419 0.2024 0.202869 0.175944 0.172725 0.1923 0.2055 0.184025 0.176844 0.185531
0.1736 0.178006 0.199563 0.195531 0.1747 0.176413 0.197206 0.204488 0.180381 0.170744
0.185438 0.173406 0.195806 0.203919 0.183606 0.170994 0.190756 0.203387 0.1855 0.1746
0.1934 0.203006 0.186438 0.1766 0.184706 0.204606 0.190819 0.172788 0.175556 0.200075
0.173513 0.1772 0.19995 0.200144 0.178819 0.1742 0.196488 0.206281 0.185206 0.176606
0.200419 0.188744 0.174069 0.1854 0.201406 0.192831 0.175219 0.184038 0.201206 0.1927
0.200413 0.17845 0.174063 0.194006 0.204406 0.183894 0.1732 0.189625 0.200606 0.189006
0.206219 0.187563 0.1726 0.1916 0.2019 0.179381 0.170963 0.192144 0.2031 0.182394
0.186406 0.199131 0.189988 0.1739 0.178475 0.2019 0.194744 0.173294 0.175325 0.1947
0.1755 0.1752 0.202806 0.191606 0.1722 0.1868 0.2038 0.176719 0.174788 0.204413
0.173294 0.197981 0.201394 0.1814 0.1683 0.189075 0.198981 0.189825 0.170706 0.18085
0.1903 0.175638 0.176606 0.199225 0.2003 0.177188 0.1739 0.195106 0.2035 0.1844
0.174231 0.196794 0.199131 0.174806 0.175031 0.1983 0.2012 0.1815 0.167588 0.1867
0.187294 0.199831 0.189181 0.172606 0.182819 0.200337 0.195594 0.174188 0.176619 0.196387
0.176606 0.177219 0.202069 0.197888 0.174269 0.177219 0.1947 0.203956 0.183219 0.173638
0.1787 0.174713 0.199006 0.202994 0.1734 0.174425 0.196094 0.196706 0.1747 0.1747
0.180013 0.199931 0.19555 0.172488 0.175281 0.2003 0.20235 0.177806 0.174206 0.194419
0.172994 0.176281 0.201912 0.200606 0.1794 0.171 0.189081 0.1982 0.186944 0.17355
0.171113 0.185213 0.20075 0.197481 0.174781 0.173581 0.194988 0.2019 0.18355 0.177419
0.196681 0.190206 0.173569 0.181638 0.202969 0.200606 0.179806 0.169294 0.193444 0.202306
0.193 0.172638 0.171906 0.196306 0.198331 0.1784 0.1718 0.1915 0.201806 0.188313
0.175344 0.195913 0.203906 0.1863 0.174306 0.187881 0.199613 0.189625 0.17045 0.181325
0.204 0.1859 0.175806 0.186013 0.2028 0.1899 0.1731 0.1822 0.2024 0.192306
0.184081 0.203981 0.19125 0.1738 0.178344 0.198381 0.201 0.179913 0.171806 0.1912
0.1711 0.190194 0.198775 0.189944 0.172981 0.186419 0.2027 0.1907 0.174425 0.174019
0.186019 0.2056 0.1916 0.174281 0.181406 0.198506 0.202019 0.179619 0.171581 0.1922
0.176044 0.184306 0.204406 0.191613 0.173531 0.177213 0.1991 0.2014 0.180413 0.173212
0.172313 0.193406 0.206256 0.183788 0.174819 0.189663 0.199638 0.189619 0.173675 0.187238
0.176981 0.172675 0.191606 0.1991 0.187931 0.172 0.184994 0.2024 0.195019 0.172494
0.173619 0.187513 0.203113 0.1892 0.173475 0.180981 0.201219 0.186706 0.175 0.195188
31 32 33 34 35 36 37 38 39 40
        
   
0.1896 0.195906 0.191 0.17195 0.185394 0.202406 0.192819 0.173 0.1794 0.2006
0.182344 0.19955 0.198525 0.174269 0.176706 0.2005 0.198269 0.177244 0.175544 0.195981
0.182288 0.172144 0.1918 0.1985 0.187725 0.175806 0.187 0.200381 0.191894 0.173975
0.173738 0.1827 0.2027 0.195019 0.174206 0.1798 0.202006 0.200238 0.1752 0.175281
0.196656 0.171844 0.175794 0.200038 0.199594 0.178219 0.175288 0.196925 0.2008 0.1779
0.184887 0.173625 0.188719 0.2006 0.1871 0.173106 0.1815 0.203806 0.198394 0.176819
0.1794 0.170275 0.1899 0.200363 0.1892 0.172281 0.1851 0.201406 0.192994 0.173469
0.174125 0.185194 0.20075 0.193106 0.1723 0.192138 0.199669 0.189406 0.173244 0.185419
0.202063 0.18325 0.175938 0.185788 0.2019 0.1887 0.172144 0.177944 0.200388 0.201581
0.1863 0.1995 0.1891 0.170231 0.187119 0.201125 0.191006 0.176681 0.186713 0.198331
0.201144 0.190231 0.172525 0.190006 0.197994 0.188694 0.176606 0.186219 0.2027 0.190438
0.187225 0.198813 0.1898 0.1699 0.184838 0.202413 0.1921 0.172788 0.173188 0.195969
0.185175 0.203806 0.192419 0.173194 0.178563 0.2006 0.199194 0.178206 0.175744 0.202013
0.200406 0.175706 0.1729 0.191881 0.2035 0.1811 0.168888 0.190269 0.199238 0.189638
0.186363 0.202256 0.188894 0.171081 0.183606 0.200875 0.19435 0.171194 0.173131 0.197156
0.1752 0.17495 0.2022 0.200606 0.180144 0.174325 0.197113 0.201238 0.181219 0.171019
0.171669 0.185481 0.201638 0.1926 0.173888 0.17995 0.199106 0.203006 0.1755 0.175019
0.173894 0.187619 0.199244 0.190806 0.171006 0.180388 0.199513 0.200306 0.177638 0.172606
0.201613 0.180025 0.1726 0.192144 0.1991 0.190444 0.174438 0.185688 0.201681 0.192631
0.191344 0.173238 0.1735 0.198388 0.197406 0.172606 0.171538 0.196075 0.200075 0.176206
0.202006 0.2014 0.1755 0.174438 0.195038 0.204419 0.186006 0.172544 0.191744 0.203613
0.175613 0.1892 0.200825 0.188744 0.172788 0.1864 0.203806 0.192819 0.175219 0.178081
0.19975 0.1883 0.173613 0.1871 0.1985 0.189625 0.173212 0.183869 0.1995 0.1947
0.202588 0.1787 0.171225 0.1928 0.200706 0.1851 0.174544 0.186013 0.201488 0.188081
0.188606 0.2024 0.1916 0.175031 0.177675 0.202713 0.2024 0.177469 0.172606 0.195106
0.197581 0.199275 0.180025 0.175619 0.197244 0.2011 0.179194 0.170819 0.188744 0.199288
0.202037 0.188606 0.176812 0.1855 0.203613 0.190869 0.171619 0.179394 0.201394 0.192813
0.185144 0.204038 0.189531 0.1723 0.183606 0.1995 0.1974 0.173638 0.175744 0.194738
0.1848 0.202688 0.191588 0.173406 0.178481 0.20075 0.198269 0.175619 0.177406 0.197594
0.1857 0.176819 0.186413 0.2026 0.187906 0.170869 0.1835 0.203344 0.187969 0.170425
0.172181 0.186306 0.199288 0.191006 0.170844 0.1823 0.2015 0.200038 0.172981 0.175225
0.200894 0.2003 0.176406 0.1727 0.197625 0.201406 0.179213 0.170081 0.191619 0.199238
0.173794 0.174356 0.1982 0.201775 0.184419 0.175806 0.1859 0.1987 0.1891 0.169944
0.199806 0.190163 0.168769 0.180094 0.201231 0.201687 0.1743 0.174475 0.196825 0.200731
0.198206 0.2026 0.181194 0.171813 0.1883 0.201319 0.190219 0.173094 0.181625 0.201406
0.201219 0.1855 0.174425 0.186544 0.203806 0.191406 0.174806 0.179806 0.202013 0.201125
0.190812 0.1999 0.1875 0.173294 0.184025 0.201037 0.195931 0.1752 0.173013 0.197988
0.202019 0.1918 0.172038 0.176888 0.199619 0.200713 0.178425 0.173613 0.191881 0.200731
0.177244 0.201344 0.201319 0.178325 0.1695 0.1871 0.201806 0.1896 0.174369 0.179606
0.205613 0.187225 0.174813 0.18395 0.202037 0.195169 0.174088 0.1747 0.198675 0.201406
41 42 43 44 45 46 47 48 49 50
        
   
0.196413 0.1736 0.1882 0.201381 0.180294 0.174438 0.194806 0.200894 0.182725 0.175444
0.203088 0.181625 0.169406 0.18795 0.201406 0.1887 0.173381 0.182606 0.202231 0.196013
0.175581 0.202406 0.199794 0.173625 0.175344 0.196013 0.201663 0.1783 0.1704 0.191688
0.197819 0.203006 0.1807 0.172069 0.19115 0.198144 0.189688 0.171806 0.183288 0.201544
0.169463 0.192394 0.196825 0.172538 0.1766 0.200813 0.198394 0.1806 0.175406 0.192069
0.174869 0.195806 0.201538 0.182131 0.1719 0.192419 0.199994 0.18405 0.176825 0.192194
0.171288 0.197806 0.203806 0.180769 0.171806 0.1912 0.199131 0.189613 0.1734 0.186406
0.2015 0.190594 0.169944 0.183794 0.201438 0.193 0.172025 0.1742 0.200419 0.201469
0.176619 0.173738 0.1942 0.2054 0.183006 0.172794 0.193294 0.202706 0.1831 0.1762
0.18675 0.169544 0.183106 0.200781 0.191038 0.173562 0.175944 0.199475 0.200444 0.1748
0.171956 0.178594 0.200938 0.203294 0.177288 0.171 0.191638 0.201912 0.1787 0.170813
0.200419 0.180219 0.171606 0.194412 0.203 0.185456 0.175588 0.188013 0.200144 0.187238
0.1963 0.174006 0.175213 0.200419 0.199806 0.1768 0.175819 0.198219 0.198594 0.179944
0.171494 0.184413 0.2023 0.191094 0.172881 0.183213 0.201325 0.200038 0.177244 0.175006
0.200944 0.179288 0.172181 0.194806 0.201394 0.18155 0.1671 0.194994 0.200581 0.182206
0.189606 0.199325 0.189625 0.1706 0.182588 0.202438 0.196406 0.1719 0.175206 0.1983
0.196025 0.203606 0.177906 0.173481 0.191744 0.204438 0.183194 0.168025 0.1879 0.199813
0.195806 0.204531 0.183644 0.1751 0.1843 0.2044 0.19045 0.171838 0.17615 0.201206
0.175263 0.175875 0.201406 0.200038 0.1768 0.173288 0.200144 0.200406 0.175 0.1751
0.173913 0.197406 0.206819 0.181406 0.170469 0.193406 0.2035 0.185488 0.176825 0.187006
0.179038 0.173138 0.1911 0.2026 0.187194 0.175744 0.1847 0.203844 0.191206 0.172606
0.201763 0.198206 0.175513 0.1743 0.194769 0.204175 0.185156 0.172981 0.184181 0.203806
0.173506 0.176731 0.1947 0.204406 0.1832 0.172981 0.1863 0.204544 0.1912 0.174319
0.172694 0.1848 0.202806 0.196875 0.173481 0.1742 0.198006 0.204013 0.183006 0.174806
0.203325 0.1848 0.176669 0.188606 0.1983 0.189644 0.1719 0.185588 0.2028 0.192819
0.1889 0.1747 0.182606 0.203006 0.196081 0.1727 0.174544 0.197419 0.205738 0.183806
0.1707 0.184938 0.203806 0.190425 0.173888 0.1802 0.201181 0.199506 0.176888 0.1758
0.200306 0.1844 0.174019 0.188469 0.1963 0.1912 0.170763 0.183006 0.201737 0.197406
0.2006 0.180013 0.173288 0.192787 0.206 0.1848 0.176844 0.187006 0.204144 0.183238
0.181675 0.200381 0.2003 0.178488 0.173625 0.192288 0.202844 0.188669 0.176338 0.196669
0.194425 0.202481 0.187225 0.174206 0.183513 0.1994 0.193538 0.172875 0.174044 0.197613
0.189913 0.1704 0.18275 0.200825 0.193238 0.174206 0.1727 0.199806 0.2019 0.1783
0.182325 0.201394 0.196406 0.174819 0.175744 0.1987 0.199375 0.178425 0.1736 0.1928
0.183006 0.172363 0.192706 0.200606 0.18965 0.170588 0.1831 0.202819 0.200838 0.176213
0.199606 0.178206 0.176013 0.196 0.205744 0.185581 0.1752 0.184081 0.203131 0.190544
0.178419 0.171963 0.191575 0.205494 0.1846 0.1766 0.185406 0.202881 0.191969 0.172325
0.201206 0.181925 0.169181 0.188406 0.2014 0.19115 0.1723 0.1787 0.1982 0.202413
0.189206 0.173381 0.186413 0.202813 0.196719 0.1768 0.1731 0.195 0.204025 0.183994
0.201387 0.201163 0.174425 0.1732 0.194856 0.204363 0.1846 0.175588 0.186819 0.203325
0.182069 0.168994 0.187225 0.200025 0.19 0.171856 0.1843 0.203006 0.192706 0.174044
51 52 53 54 55 56 57 58 59 60
        
   
0.188238 0.199225 0.190206 0.1726 0.182475 0.201113 0.18715 0.178 0.186181 0.1974
0.174819 0.176825 0.200631 0.199819 0.180094 0.175606 0.195388 0.206306 0.181581 0.172206
0.202006 0.186475 0.173581 0.186306 0.2043 0.191031 0.174206 0.184406 0.200331 0.192838
0.19035 0.174588 0.181975 0.202519 0.194475 0.173406 0.1768 0.1992 0.199588 0.179513
0.202281 0.186306 0.173994 0.186425 0.203606 0.190613 0.1715 0.1799 0.2014 0.200856
0.202294 0.185494 0.174713 0.186819 0.200706 0.191194 0.175213 0.172194 0.2054 0.196138
0.205006 0.190819 0.169538 0.179906 0.201488 0.197644 0.176219 0.1758 0.196594 0.205469
0.17625 0.1734 0.1926 0.202819 0.188325 0.174806 0.184388 0.2018 0.1935 0.172181
0.185744 0.202231 0.191 0.173206 0.182144 0.200038 0.201006 0.174819 0.174606 0.197406
0.1752 0.196825 0.203606 0.179906 0.170013 0.1899 0.202475 0.186381 0.176419 0.186294
0.191 0.201094 0.188 0.173306 0.1848 0.200825 0.191006 0.171813 0.181406 0.2024
0.175819 0.186013 0.2015 0.191206 0.1715 0.177688 0.203619 0.1963 0.1729 0.173625
0.168194 0.193406 0.1999 0.187806 0.175994 0.1864 0.204706 0.189688 0.172006 0.184031
0.1956 0.206 0.185237 0.1742 0.1908 0.199031 0.190206 0.172881 0.185113 0.200606
0.168094 0.19115 0.199238 0.189163 0.172325 0.182731 0.202731 0.191006 0.174613 0.1771
0.202413 0.176681 0.1723 0.1959 0.203069 0.183769 0.170231 0.1894 0.200781 0.182394
0.190213 0.175213 0.186463 0.202806 0.188344 0.171294 0.184406 0.201375 0.193188 0.1752
0.199844 0.171981 0.1736 0.198019 0.202638 0.1826 0.174831 0.176875 0.184781 0.201269
0.194781 0.2015 0.1848 0.173988 0.18515 0.203069 0.1891 0.16915 0.182281 0.202413
0.206013 0.189206 0.175606 0.181794 0.1995 0.196619 0.173744 0.173181 0.1958 0.205406
0.1787 0.202206 0.200813 0.173506 0.1751 0.202206 0.1998 0.173381 0.175806 0.197519
0.191806 0.174206 0.175006 0.199163 0.200806 0.180619 0.168325 0.190675 0.1987 0.188088
0.178538 0.2018 0.200825 0.1772 0.1731 0.196 0.2015 0.180875 0.171069 0.190206
0.187225 0.202413 0.1898 0.172013 0.18 0.202944 0.203019 0.177538 0.171994 0.195663
0.172706 0.174069 0.197688 0.2023 0.178425 0.172412 0.1921 0.202606 0.186475 0.1739
0.173994 0.1894 0.202413 0.188331 0.169131 0.188 0.202481 0.191219 0.174019 0.177744
0.1979 0.1986 0.173625 0.174869 0.2014 0.196631 0.171188 0.177213 0.1963 0.1999
0.173675 0.174788 0.197606 0.198331 0.178813 0.176606 0.194581 0.2024 0.183619 0.166981
0.171681 0.187144 0.2044 0.190794 0.173744 0.177219 0.1983 0.196413 0.1719 0.175819
0.206144 0.183225 0.174144 0.187806 0.1992 0.188944 0.173675 0.186206 0.202006 0.192437
0.203006 0.181988 0.174438 0.187919 0.201544 0.189406 0.170806 0.181494 0.201488 0.201588
0.171994 0.193444 0.2005 0.187338 0.175606 0.185806 0.20315 0.191219 0.1752 0.179894
0.202031 0.197675 0.1854 0.173881 0.1878 0.202206 0.191006 0.171013 0.1794 0.2022
0.17445 0.197913 0.200594 0.183794 0.175375 0.186488 0.206013 0.191488 0.172894 0.186206
0.174294 0.178781 0.199581 0.200075 0.178463 0.174206 0.191663 0.202019 0.183913 0.175225
0.178206 0.199525 0.202425 0.1763 0.171381 0.197013 0.206813 0.186206 0.176406 0.185088
0.178419 0.173206 0.192838 0.202781 0.185444 0.175906 0.18545 0.204544 0.192756 0.174425
0.175006 0.185913 0.204025 0.191538 0.174369 0.173925 0.201975 0.194425 0.174863 0.1719
0.190425 0.172 0.179213 0.200331 0.201238 0.177231 0.171237 0.192038 0.199225 0.189113
0.177206 0.1974 0.201281 0.18235 0.172756 0.186006 0.2038 0.191869 0.174188 0.177456
61 62 63 64 65 66 67 68 69 70
        
   
0.186363 0.176781 0.187619 0.196925 0.189213 0.170819 0.183338 0.200337 0.194587 0.175225
0.187281 0.201231 0.1902 0.175006 0.183019 0.199531 0.1975 0.175269 0.17995 0.2024
0.172731 0.1807 0.201806 0.198488 0.173431 0.175806 0.198537 0.2012 0.178306 0.171813
0.175406 0.1966 0.2028 0.1819 0.167194 0.187331 0.201513 0.190812 0.172675 0.183644
0.177625 0.1679 0.192756 0.200413 0.185237 0.174813 0.1902 0.1987 0.1867 0.175012
0.172419 0.178206 0.199238 0.1979 0.174475 0.173688 0.196825 0.204025 0.182219 0.171694
0.177506 0.1738 0.1923 0.204388 0.181 0.169525 0.190894 0.204138 0.185206 0.175938
0.179013 0.201963 0.194844 0.174438 0.1723 0.196731 0.200769 0.183538 0.171594 0.188419
0.201138 0.183819 0.175606 0.188631 0.1979 0.190369 0.173212 0.185406 0.2027 0.195113
0.203806 0.191031 0.175 0.1767 0.201806 0.201406 0.178413 0.173606 0.199806 0.202006
0.196606 0.1748 0.176206 0.197625 0.201206 0.178325 0.172013 0.1915 0.199556 0.188669
0.196306 0.204488 0.1815 0.173188 0.1892 0.201013 0.1912 0.168506 0.1848 0.200606
0.2031 0.191213 0.172894 0.177213 0.201006 0.188375 0.170575 0.183213 0.199694 0.194819
0.193038 0.174806 0.174894 0.201644 0.1995 0.173406 0.1791 0.2022 0.194463 0.173506
0.2011 0.200075 0.1775 0.175269 0.194481 0.206038 0.183981 0.175238 0.187606 0.2018
0.172444 0.189406 0.199588 0.187563 0.175344 0.184606 0.201581 0.193 0.1727 0.1747
0.1735 0.198544 0.202219 0.1794 0.173581 0.1951 0.193338 0.1752 0.1743 0.200331
0.190819 0.169381 0.18085 0.201806 0.200606 0.176863 0.1735 0.192813 0.203238 0.184956
0.1964 0.174013 0.175513 0.197813 0.20055 0.180013 0.172406 0.192219 0.199794 0.187113
0.176981 0.1739 0.193444 0.205744 0.184419 0.174013 0.1871 0.196756 0.183956 0.174581
0.199594 0.17515 0.175244 0.195288 0.204406 0.184388 0.173988 0.188538 0.200825 0.189725
0.168975 0.184794 0.2007 0.194806 0.175606 0.1731 0.201244 0.198738 0.176881 0.1752
0.1979 0.1894 0.1707 0.183606 0.201538 0.197638 0.17355 0.176781 0.1951 0.203806
0.206819 0.185806 0.176206 0.184731 0.203425 0.191619 0.171675 0.183931 0.202825 0.18915
0.1843 0.2007 0.192619 0.172656 0.175219 0.198537 0.199225 0.180375 0.169406 0.191288
0.200044 0.201206 0.177406 0.174675 0.194844 0.205613 0.184419 0.176419 0.184794 0.205619
0.179038 0.170206 0.194206 0.20115 0.187806 0.172025 0.185444 0.2028 0.19115 0.172756
0.187481 0.199788 0.190294 0.173663 0.180469 0.2007 0.197694 0.180144 0.170788 0.190775
0.196063 0.203963 0.184825 0.1772 0.186019 0.200719 0.1907 0.173106 0.175781 0.199056
0.173819 0.175738 0.197613 0.206038 0.184419 0.175213 0.1843 0.200125 0.191619 0.174306
0.177125 0.1695 0.1926 0.197106 0.188125 0.173212 0.182737 0.201488 0.197431 0.175381
0.202013 0.202856 0.176369 0.172075 0.1912 0.200125 0.188569 0.175869 0.185531 0.204138
0.202469 0.178019 0.175181 0.194206 0.203344 0.1846 0.169206 0.188487 0.199394 0.190369
0.201544 0.1878 0.175806 0.185431 0.2007 0.1895 0.173219 0.1803 0.1992 0.200794
0.186331 0.201519 0.190806 0.172694 0.1797 0.199538 0.202488 0.177694 0.173638 0.1928
0.204544 0.191681 0.172381 0.175138 0.200838 0.2006 0.173944 0.171106 0.1922 0.20075
0.175638 0.201269 0.20075 0.176994 0.174206 0.192744 0.205613 0.186838 0.175263 0.185113
0.197 0.202425 0.179819 0.1719 0.189938 0.2028 0.185681 0.174494 0.185688 0.202675
0.174425 0.18475 0.2017 0.196619 0.175806 0.174006 0.197494 0.205406 0.1827 0.176606
0.1999 0.1999 0.180025 0.168556 0.191338 0.200744 0.188038 0.171156 0.185269 0.203006
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Plo       
0.177638 0.199994 0.1975 0.173688 0.176063 0.199619 0.199831 0.180544 0.169806 0.1926
0.198206 0.172381 0.176838 0.195875 0.199538 0.1807 0.1675 0.1891 0.201269 0.185581
0.193206 0.200813 0.188606 0.171894 0.183288 0.202544 0.192206 0.172694 0.180019 0.200888
0.200825 0.199806 0.1715 0.1743 0.195538 0.201206 0.180038 0.168344 0.188881 0.199856
0.187119 0.2035 0.191225 0.1715 0.181213 0.202406 0.195138 0.173513 0.171875 0.199225
0.1894 0.198806 0.189406 0.1687 0.1851 0.203275 0.189625 0.174844 0.179494 0.2028
0.187856 0.197906 0.1912 0.171906 0.184275 0.202425 0.191013 0.1715 0.17435 0.1975
0.201244 0.189613 0.17275 0.1814 0.202463 0.194463 0.1754 0.1731 0.197625 0.20195
0.1731 0.175006 0.198019 0.201881 0.181088 0.170938 0.1912 0.202494 0.185906 0.171894
0.178206 0.173994 0.195044 0.203006 0.1815 0.172794 0.188475 0.199238 0.189619 0.174806
0.174713 0.184194 0.204669 0.189081 0.173006 0.1807 0.203006 0.197419 0.171594 0.174469
0.190444 0.168706 0.183806 0.203169 0.192831 0.1732 0.1771 0.200013 0.201125 0.177206
0.173506 0.1766 0.1992 0.200656 0.176075 0.173506 0.198194 0.2019 0.18155 0.171144
0.179137 0.202413 0.203 0.177625 0.171525 0.191994 0.202438 0.188406 0.173975 0.1835
0.191606 0.174044 0.1806 0.199544 0.200606 0.176825 0.174606 0.193694 0.201906 0.183606
0.1975 0.200025 0.1816 0.1697 0.19075 0.2015 0.186619 0.173406 0.184975 0.205469
0.2038 0.1727 0.184606 0.202256 0.193775 0.174081 0.1739 0.199113 0.202988 0.1752
0.176606 0.185188 0.201638 0.190438 0.171781 0.176825 0.200038 0.200619 0.178481 0.172381
0.1718 0.184144 0.201188 0.195969 0.1717 0.174019 0.198806 0.200025 0.182269 0.170006
0.1866 0.204569 0.189294 0.173738 0.17775 0.200281 0.201219 0.17755 0.169556 0.190888
0.172094 0.184025 0.199594 0.1907 0.173506 0.181206 0.202206 0.198763 0.178744 0.174444
0.193238 0.205431 0.187194 0.1747 0.186813 0.202387 0.191006 0.173913 0.183531 0.198781
0.183788 0.171806 0.188038 0.199906 0.190344 0.171031 0.184825 0.200494 0.1943 0.173913
0.175606 0.181294 0.200881 0.197563 0.173581 0.180825 0.2024 0.197625 0.175919 0.1755
0.202544 0.187606 0.175806 0.183556 0.204644 0.191213 0.174013 0.175806 0.199613 0.202613
0.190713 0.175606 0.179137 0.202006 0.201 0.179413 0.1694 0.191606 0.199894 0.190206
0.182019 0.201525 0.19755 0.17125 0.1747 0.197638 0.201344 0.178756 0.170437 0.1898
0.199006 0.1885 0.173806 0.182788 0.201113 0.197613 0.173788 0.174481 0.196181 0.201288
0.201088 0.177944 0.167238 0.189613 0.1987 0.189888 0.172713 0.186031 0.172075 0.2038
0.17765 0.200988 0.2024 0.177519 0.1729 0.194419 0.200875 0.1775 0.174006 0.195013
0.1747 0.196038 0.204488 0.1838 0.168825 0.188888 0.197281 0.188381 0.173613 0.181613
0.1893 0.174406 0.1729 0.1978 0.199806 0.179969 0.171406 0.188181 0.199113 0.190206
0.170544 0.183344 0.202256 0.196 0.1736 0.173206 0.197744 0.199344 0.181638 0.170425
0.177406 0.173494 0.190188 0.200944 0.188138 0.175031 0.185369 0.2015 0.1943 0.174663
0.1991 0.1791 0.170806 0.189206 0.200963 0.189475 0.171044 0.184138 0.202806 0.193294
0.18825 0.171531 0.1847 0.202438 0.194438 0.171281 0.1796 0.200606 0.201744 0.173581
0.205419 0.191056 0.171094 0.182681 0.2028 0.1943 0.173125 0.1727 0.199913 0.2014
0.190413 0.172706 0.177788 0.202206 0.200825 0.178606 0.173806 0.1912 0.201394 0.187606
0.186806 0.203562 0.193219 0.173688 0.174144 0.198219 0.2015 0.180694 0.168494 0.191744
0.193194 0.17255 0.177406 0.200419 0.1995 0.1783 0.16935 0.188544 0.200606 0.189531
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Reading Number 
ot Of A Typical 100 Reading Cycle 
Aquired Data
0.203631 0.199619 0.1816 0.168038 0.189625 0.1979 0.186581 0.1753 0.185194 0.199744
0.173206 0.186438 0.202044 0.192813 0.173613 0.180025 0.202219 0.197631 0.1743 0.175763
0.199094 0.173638 0.175 0.196613 0.206206 0.182481 0.172025 0.187613 0.201394 0.189638
0.189213 0.175338 0.186438 0.200825 0.1883 0.172769 0.184388 0.2003 0.191006 0.174606
0.1992 0.179244 0.170838 0.195006 0.2023 0.1835 0.1743 0.187581 0.199794 0.190206
0.2019 0.176794 0.170594 0.195606 0.204025 0.178706 0.171225 0.194475 0.204606 0.182269
0.200075 0.1806 0.1716 0.194412 0.203475 0.187831 0.175944 0.185538 0.204588 0.188881
0.1781 0.172188 0.1906 0.201238 0.188763 0.174206 0.183125 0.201294 0.192606 0.173638
0.186219 0.202731 0.189794 0.171194 0.17555 0.199381 0.2028 0.1727 0.174806 0.196831
0.186819 0.203194 0.1891 0.17275 0.181 0.200713 0.200744 0.170475 0.173206 0.1967
0.197638 0.203413 0.183213 0.174538 0.1866 0.199606 0.1859 0.175044 0.191606 0.202488
0.175225 0.196737 0.204606 0.181981 0.17355 0.189613 0.199225 0.190606 0.172606 0.184356
0.18635 0.200844 0.190806 0.173794 0.1822 0.2005 0.197494 0.1742 0.1755 0.195806
0.204025 0.18995 0.175006 0.181625 0.200825 0.1979 0.177394 0.174613 0.196406 0.202356
0.173206 0.188744 0.200025 0.190806 0.172888 0.184363 0.1999 0.194256 0.173925 0.177406
0.18955 0.1742 0.182206 0.201406 0.196963 0.172381 0.174231 0.199 0.201594 0.181688
0.174881 0.201513 0.201594 0.178819 0.174038 0.194213 0.204781 0.181681 0.168894 0.19115
0.196731 0.200025 0.1783 0.172544 0.193463 0.203806 0.183288 0.1699 0.187575 0.203288
0.189906 0.198594 0.18635 0.174881 0.187238 0.202006 0.187681 0.176606 0.190006 0.200188
0.199538 0.186413 0.1766 0.189006 0.201269 0.189094 0.1723 0.180606 0.203613 0.2011
0.194969 0.205613 0.185669 0.175744 0.185538 0.2015 0.192838 0.172269 0.193394 0.203244
0.198525 0.1755 0.1758 0.1995 0.199919 0.1771 0.170788 0.191106 0.1996 0.1887
0.177419 0.201206 0.199806 0.1796 0.173613 0.19075 0.199588 0.189206 0.1732 0.1848
0.195806 0.204025 0.184125 0.176388 0.187006 0.204069 0.191794 0.174813 0.180013 0.202331
0.182388 0.170456 0.188944 0.2003 0.186738 0.174719 0.185138 0.201113 0.1928 0.171394
0.1707 0.1847 0.2008 0.19075 0.1715 0.176606 0.2014 0.204 0.176731 0.176206
0.199056 0.191006 0.171406 0.1837 0.200763 0.191006 0.1731 0.1768 0.19635 0.202763
0.181494 0.169544 0.188013 0.200825 0.191619 0.172281 0.183 0.200681 0.200631 0.177688
0.190688 0.1739 0.176419 0.198381 0.202425 0.183262 0.172694 0.1854 0.202819 0.18995
0.205406 0.182081 0.176987 0.1859 0.201181 0.190425 0.173 0.176075 0.198231 0.202806
0.203006 0.1918 0.172388 0.178069 0.2015 0.203056 0.178713 0.169538 0.191494 0.203106
0.171225 0.185913 0.204038 0.191544 0.174369 0.172519 0.1951 0.2008 0.1828 0.169294
0.1891 0.199856 0.188775 0.172769 0.185406 0.203363 0.191619 0.173212 0.182019 0.1997
0.174581 0.196138 0.203006 0.1842 0.172019 0.186344 0.200206 0.191213 0.173794 0.177162
0.172981 0.172306 0.197444 0.203606 0.181181 0.172494 0.187275 0.200694 0.187994 0.174738
0.174194 0.192206 0.204044 0.1867 0.16885 0.189744 0.2014 0.190013 0.172388 0.184406
0.181625 0.1711 0.188069 0.200606 0.190169 0.170294 0.184988 0.202819 0.195425 0.17515
0.175619 0.186413 0.205644 0.1902 0.1735 0.180038 0.200075 0.203606 0.178606 0.174344
0.199869 0.190281 0.170806 0.182813 0.202013 0.203019 0.172706 0.175069 0.1964 0.2015
0.173594 0.180888 0.202006 0.199119 0.174425 0.175819 0.195588 0.205625 0.1823 0.175744
91 92 93 94 95 96 97 98 99 100
Difference Between The Averaged Maximum And Minimum Acquir  
Forty Poin   
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0.000854       red Values
 t Average 
0.009837 0.008574 0.009171 0.008926 0.010446 0.008398 0.010038 0.009183 0.009881 0.006539
0.017268 0.016394 0.018555 0.016796 0.018405 0.018103 0.016225 0.019541 0.016281 0.020465
0.025126 0.029648 0.02755 0.02848 0.029353 0.0238 0.033888 0.02642 0.031545 0.029083
0.044856 0.034962 0.041074 0.038788 0.04103 0.039585 0.038273 0.043078 0.034177 0.043618
0.056564 0.044114 0.055327 0.039095 0.055854 0.04294 0.054975 0.045258 0.053241 0.046357
0.061438 0.051859 0.063448 0.050138 0.065823 0.050459 0.062839 0.05348 0.058222 0.06157
0.077198 0.059303 0.07566 0.065295 0.067431 0.074001 0.061011 0.075119 0.06191 0.076225
0.073373 0.08255 0.075082 0.081099 0.078197 0.071187 0.082839 0.085766 0.086514 0.075779
0.089579 0.084114 0.096709 0.081476 0.095704 0.08059 0.097594 0.079127 0.096533 0.078191
0.108279 0.090986 0.109786 0.090785 0.102117 0.097494 0.102123 0.098216 0.099296 0.103298
0.103078 0.118926 0.100239 0.123844 0.097312 0.11941 0.096118 0.119824 0.100031 0.12059
0.109755 0.130948 0.107374 0.128147 0.109535 0.135013 0.107946 0.13108 0.108681 0.128976
0.113976 0.140898 0.118756 0.142921 0.121552 0.130584 0.126866 0.132676 0.128668 0.129058
0.154579 0.136778 0.135207 0.146771 0.130276 0.150974 0.123857 0.153172 0.129083 0.153687
0.136363 0.160603 0.134177 0.156778 0.14554 0.152104 0.154397 0.135905 0.160697 0.133335
0.150352 0.171382 0.147136 0.174064 0.146225 0.172814 0.144523 0.17331 0.148003 0.167946
0.149943 0.183731 0.157494 0.176124 0.166872 0.17179 0.169454 0.165415 0.176288 0.161621
0.169454 0.190666 0.167443 0.192845 0.163562 0.192626 0.173474 0.181495 0.165132 0.166526
0.191476 0.192205 0.185345 0.197619 0.176388 0.202487 0.174366 0.205308 0.176646 0.203323
0.184315 0.210314 0.193913 0.215358 0.184133 0.214673 0.185547 0.210415 0.194611 0.201313
0.200245 0.227538 0.196595 0.223913 0.194623 0.225521 0.195923 0.22593 0.200195 0.21522
0.215264 0.23358 0.20483 0.239209 0.20348 0.22956 0.21657 0.213273 0.225459 0.210101
0.242023 0.232412 0.226526 0.237211 0.2174 0.241545 0.213116 0.245226 0.216319 0.246784
0.248285 0.224334 0.254466 0.22593 0.258116 0.223769 0.256627 0.224987 0.251683 0.229139
0.261652 0.244724 0.252607 0.252877 0.243229 0.257494 0.240232 0.264937 0.23642 0.263662
0.245647 0.2776 0.247236 0.275804 0.252073 0.266432 0.252054 0.265741 0.257582 0.257896
0.250446 0.283229 0.253266 0.286438 0.256093 0.272908 0.266445 0.272173 0.268857 0.265936
0.266696 0.298241 0.26299 0.295967 0.263549 0.291903 0.280917 0.273976 0.287827 0.271784
0.309573 0.275804 0.304384 0.273976 0.298587 0.283361 0.295101 0.291903 0.284133 0.296225
0.284121 0.314768 0.288248 0.304127 0.298317 0.300597 0.300044 0.296998 0.305942 0.290992
0.324416 0.299391 0.317984 0.304761 0.316005 0.307889 0.314183 0.307933 0.308486 0.316382
0.308951 0.337029 0.305188 0.338938 0.306357 0.336043 0.306878 0.335691 0.304529 0.335842
0.327381 0.335691 0.328907 0.332085 0.334673 0.319001 0.34495 0.315961 0.346979 0.314617
0.338028 0.332607 0.349824 0.329259 0.352475 0.323423 0.358455 0.326897 0.357814 0.324435
0.354717 0.349774 0.350151 0.354378 0.341514 0.362117 0.334774 0.365974 0.331457 0.362952
0.36559 0.349579 0.370195 0.349774 0.378354 0.343712 0.375892 0.344535 0.379234 0.345057
0.354573 0.383518 0.361602 0.373675 0.367852 0.373869 0.36951 0.368543 0.375553 0.365873
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0.136671 0.122205 0.140704 0.116112 0.142312 0.113662 0.140905 0.112092 0.143957 0.126256
0.127224 0.153461 0.132079 0.143775 0.138832 0.137569 0.143945 0.13032 0.148976 0.125823
0.16005 0.134271 0.164629 0.138499 0.159805 0.14652 0.150791 0.153706 0.140798 0.156784
0.154303 0.16228 0.16321 0.152525 0.171256 0.14559 0.174516 0.147136 0.174611 0.143411
0.181734 0.154579 0.182808 0.15397 0.184114 0.155126 0.184328 0.155201 0.179541 0.15559
0.19478 0.166457 0.193719 0.172199 0.189089 0.168053 0.195013 0.165157 0.194309 0.184466
0.172111 0.204227 0.175327 0.203756 0.183731 0.194975 0.18691 0.187946 0.195038 0.185923
0.198593 0.199837 0.206244 0.189981 0.207783 0.186539 0.212959 0.18441 0.214793 0.184793
0.208807 0.212192 0.211407 0.208134 0.219447 0.201382 0.222858 0.19652 0.226024 0.196388
0.233982 0.205025 0.237852 0.203455 0.234567 0.211464 0.221715 0.216451 0.219479 0.222224
0.211853 0.246036 0.212563 0.247249 0.217211 0.238807 0.224347 0.234516 0.226181 0.231489
0.248587 0.237199 0.239234 0.243794 0.232374 0.25059 0.226665 0.252004 0.222305 0.255704
0.233568 0.267148 0.236244 0.261237 0.229843 0.268486 0.234686 0.264548 0.258505 0.241583
0.266156 0.25652 0.269372 0.250465 0.2713 0.247249 0.27478 0.241545 0.27566 0.244887
0.273668 0.260044 0.28365 0.256677 0.285477 0.254064 0.28544 0.253951 0.282261 0.25897
0.291884 0.266445 0.295025 0.264014 0.294152 0.262406 0.294152 0.263379 0.298317 0.265377
0.280509 0.297016 0.277569 0.303097 0.277412 0.305063 0.274196 0.304749 0.277437 0.308386
0.311181 0.288989 0.314937 0.283624 0.319234 0.28483 0.31184 0.283844 0.316112 0.293536
0.30353 0.319001 0.29951 0.32402 0.298241 0.325459 0.290999 0.325842 0.296822 0.325773
0.30549 0.336884 0.307048 0.328838 0.309893 0.326771 0.31598 0.324334 0.314366 0.325653
0.348907 0.314422 0.342908 0.315521 0.347946 0.318807 0.345063 0.317199 0.340515 0.325653
0.355 0.325773 0.353379 0.330452 0.342852 0.338568 0.340126 0.345471 0.331558 0.349554
0.334014 0.36804 0.335302 0.365873 0.333863 0.363009 0.340132 0.356514 0.348166 0.354573
0.375515 0.34559 0.368851 0.354573 0.363411 0.36103 0.357971 0.370678 0.349749 0.376489
0.379466 0.362657 0.383411 0.352362 0.388342 0.354083 0.386344 0.358989 0.379039 0.363229
0.386244 0.367462 0.396796 0.362607 0.396407 0.363832 0.396778 0.363222 0.393379 0.365157
0.402858 0.379108 0.40608 0.376696 0.403499 0.369391 0.405528 0.377173 0.406445 0.380716
0.384931 0.411652 0.385377 0.411652 0.383982 0.411652 0.385138 0.411652 0.388342 0.411652
0.008147 0.011049 0.008373 0.011683 0.008631 0.011935 0.008329 0.011024 0.007286 0.009504
0.01434 0.020634 0.015905 0.021671 0.014008 0.020747 0.016501 0.020867 0.01576 0.020358
0.0238 0.033618 0.02456 0.033373 0.024221 0.034843 0.024994 0.034183 0.024724 0.03299
0.039755 0.039893 0.038769 0.039642 0.038631 0.040917 0.036972 0.041828 0.036074 0.041307
0.044171 0.054479 0.042041 0.05233 0.048254 0.049893 0.048844 0.047977 0.053009 0.043405
0.050364 0.063423 0.04897 0.065999 0.050446 0.065666 0.052802 0.066011 0.051193 0.063109
0.075188 0.06554 0.072067 0.067676 0.069711 0.068851 0.06816 0.071281 0.064215 0.075565
0.086162 0.08483 0.075603 0.079466 0.080201 0.078178 0.080892 0.075823 0.080333 0.070785
0.079793 0.096646 0.080678 0.095879 0.084422 0.095314 0.082714 0.093681 0.084529 0.094083
0.087437 0.108134 0.092462 0.112173 0.085421 0.111558 0.085427 0.108568 0.089579 0.111288
0.116482 0.09853 0.11941 0.098436 0.116552 0.104447 0.108876 0.103926 0.113832 0.110697
0.129378 0.10934 0.129742 0.109428 0.126256 0.114077 0.119598 0.121432 0.118982 0.121533
0.132067 0.126822 0.13272 0.127864 0.130861 0.127839 0.136294 0.119824 0.140207 0.118097
0.15517 0.12706 0.150741 0.129441 0.150364 0.131602 0.144359 0.137356 0.139943 0.14044
0.13809 0.15625 0.143555 0.154579 0.148744 0.149158 0.152412 0.146539 0.153876 0.141922
0.17267 0.146771 0.175402 0.142117 0.17468 0.146382 0.174937 0.144121 0.173474 0.144391
0.18071 0.156991 0.183926 0.158405 0.185113 0.153568 0.18093 0.154384 0.186432 0.157431
0.176872 0.184535 0.172864 0.185804 0.173461 0.187732 0.167035 0.190559 0.166834 0.19919
0.199008 0.184121 0.19218 0.192161 0.191093 0.19076 0.186935 0.197167 0.180006 0.201677
0.21429 0.180308 0.216941 0.182318 0.212129 0.18897 0.209874 0.18934 0.207173 0.196036
0.226526 0.196325 0.230094 0.191658 0.229573 0.194378 0.198128 0.224127 0.19478 0.22495
0.213116 0.223813 0.220396 0.217293 0.224322 0.216891 0.220986 0.216482 0.224384 0.207827
0.229083 0.230961 0.22544 0.232167 0.222374 0.240848 0.21718 0.246495 0.212092 0.245773
0.223832 0.257751 0.222249 0.255804 0.22794 0.251489 0.229812 0.250126 0.228907 0.247952
0.260779 0.237871 0.258505 0.245226 0.252255 0.252638 0.248053 0.254856 0.2374 0.264523
0.276175 0.244629 0.276979 0.245226 0.277205 0.245264 0.274491 0.245641 0.277701 0.244014
0.275873 0.260364 0.283844 0.254372 0.28483 0.256093 0.287889 0.256495 0.28456 0.253266
0.295622 0.265396 0.294479 0.26294 0.298342 0.267764 0.296709 0.264667 0.297098 0.267764
0.271822 0.302242 0.274837 0.304673 0.274234 0.306947 0.27527 0.303097 0.276175 0.306357
0.305138 0.291935 0.314786 0.283411 0.313373 0.285477 0.319812 0.283229 0.312356 0.283222
0.292173 0.327173 0.296683 0.327186 0.290641 0.324755 0.295371 0.322726 0.296225 0.321539
0.318731 0.317902 0.318807 0.325666 0.313982 0.335226 0.305 0.337475 0.304868 0.333612
0.333474 0.319001 0.343951 0.314686 0.348166 0.31598 0.348555 0.317601 0.345339 0.313373
0.328882 0.351394 0.333694 0.345339 0.343731 0.337299 0.342023 0.340302 0.343763 0.338907
0.349799 0.354573 0.34505 0.352368 0.343317 0.354183 0.341784 0.359837 0.336407 0.364089
0.343631 0.378693 0.348166 0.370967 0.348681 0.370459 0.349554 0.363763 0.359397 0.362224
0.374196 0.371068 0.370314 0.366979 0.374416 0.364366 0.378499 0.364246 0.381709 0.356596
0.388323 0.367048 0.394918 0.364617 0.394604 0.361834 0.392707 0.36456 0.396043 0.362494
0.39799 0.378687 0.406621 0.375182 0.40152 0.379095 0.407663 0.375528 0.408128 0.373367
0.388386 0.411652 0.387563 0.411652 0.384736 0.411652 0.386344 0.410848 0.384497 0.411652
0.008455 0.010553 0.007619 0.010082 0.006702 0.008141 0.009026 0.010754 0.00745 0.010264
0.013813 0.020942 0.016369 0.02066 0.014818 0.018725 0.015276 0.019152 0.018028 0.018681
0.024328 0.0313 0.026382 0.031853 0.026759 0.0325 0.026564 0.027984 0.02728 0.030176
0.033172 0.044447 0.034962 0.04642 0.032764 0.043229 0.034039 0.044529 0.03321 0.043618
0.055515 0.041281 0.055019 0.041036 0.056156 0.040936 0.056577 0.042393 0.055559 0.044303
0.048819 0.066872 0.051219 0.065559 0.052242 0.064008 0.054636 0.062676 0.054171 0.061935
0.074372 0.066954 0.06995 0.068976 0.066564 0.073894 0.062381 0.075339 0.064554 0.075854
0.086074 0.072192 0.090848 0.070647 0.086124 0.068719 0.089196 0.07277 0.086608 0.074918
0.089686 0.088021 0.092104 0.084516 0.095628 0.083587 0.095584 0.0812 0.100697 0.079692
0.088775 0.107268 0.090465 0.108938 0.094334 0.103524 0.094611 0.102506 0.096212 0.098298
0.107337 0.111759 0.106928 0.113166 0.102406 0.116916 0.099127 0.118976 0.099108 0.122462
0.118204 0.124648 0.116533 0.127732 0.109215 0.129472 0.107927 0.135138 0.107067 0.128335
0.140195 0.114064 0.144303 0.114472 0.144868 0.116369 0.141552 0.113675 0.142073 0.118386
0.138097 0.140245 0.134768 0.145057 0.127864 0.151451 0.127067 0.15446 0.126231 0.153606
0.159403 0.135879 0.15995 0.139742 0.160992 0.131583 0.167161 0.131106 0.158687 0.135829
0.175264 0.14326 0.171966 0.147161 0.171124 0.145459 0.174139 0.145534 0.171087 0.143084
0.183731 0.154981 0.182117 0.162205 0.178034 0.16272 0.169856 0.17066 0.167381 0.17277
0.161671 0.193888 0.174001 0.181344 0.182676 0.175358 0.186947 0.168386 0.192557 0.165245
0.176225 0.203612 0.173844 0.203606 0.176106 0.203417 0.175421 0.208254 0.176093 0.203216
0.201212 0.203015 0.20544 0.198587 0.204089 0.20103 0.197513 0.202041 0.194077 0.218078
0.193964 0.216288 0.200967 0.217827 0.200107 0.223505 0.201947 0.218486 0.205967 0.216847
0.227418 0.205358 0.232293 0.20517 0.234655 0.216281 0.227575 0.210459 0.232387 0.204026
0.210961 0.246432 0.213763 0.246445 0.213065 0.245031 0.211872 0.248989 0.212864 0.240396
0.235999 0.25005 0.23652 0.240546 0.243643 0.237224 0.245031 0.230245 0.250452 0.226746
0.243448 0.258505 0.236187 0.261357 0.237839 0.2674 0.22983 0.266476 0.235515 0.270565
0.275025 0.248442 0.271809 0.24865 0.268285 0.256055 0.25919 0.262406 0.253876 0.265534
0.282142 0.256784 0.278492 0.258725 0.280628 0.265622 0.269742 0.272073 0.262425 0.280628
0.294259 0.269881 0.298555 0.266175 0.295823 0.264862 0.291395 0.268348 0.28745 0.27544
0.278976 0.303141 0.282286 0.298964 0.285377 0.293492 0.290886 0.291106 0.29179 0.287048
0.314366 0.284567 0.31559 0.28532 0.311621 0.294014 0.301313 0.300999 0.298185 0.302657
0.298624 0.317167 0.304868 0.313354 0.312789 0.306633 0.316005 0.301558 0.324297 0.296087
0.30794 0.335226 0.306332 0.338505 0.306746 0.332751 0.309089 0.324014 0.316445 0.320465
0.347676 0.316407 0.34473 0.316834 0.344535 0.315785 0.34169 0.318737 0.341709 0.327651
0.343442 0.333706 0.353379 0.325433 0.358335 0.321809 0.35365 0.323825 0.356325 0.325766
0.332129 0.365842 0.335402 0.36907 0.335082 0.366244 0.336972 0.363832 0.341709 0.357933
0.364648 0.35745 0.369592 0.350145 0.368851 0.348486 0.37549 0.34473 0.378719 0.342845
0.386734 0.353775 0.384347 0.355584 0.387199 0.353141 0.38728 0.355207 0.386344 0.35343
0.399209 0.364768 0.3949 0.366143 0.390961 0.371193 0.390415 0.377111 0.38179 0.3774
0.410075 0.375528 0.401187 0.375471 0.409271 0.373675 0.406011 0.376696 0.40316 0.375678
0.386344 0.411652 0.386137 0.407531 0.393631 0.406168 0.400063 0.400817 0.402902 0.396796





























0.008725 0.010923 0.008624 0.01098 0.008216 0.009491 0.006621 0.011935 0.007136 0.010383
0.018781 0.018028 0.017324 0.018612 0.015773 0.017111 0.019711 0.016608 0.020258 0.014428
0.028486 0.028241 0.029761 0.028285 0.031351 0.027575 0.033492 0.025722 0.033894 0.02559
0.03419 0.044642 0.035572 0.044686 0.032996 0.043204 0.034818 0.040031 0.03826 0.039146
0.054359 0.047418 0.051872 0.048851 0.048166 0.051583 0.045433 0.054717 0.042852 0.058235
0.053976 0.05679 0.059692 0.055308 0.058945 0.054121 0.063009 0.051884 0.065452 0.050119
0.062155 0.076652 0.06142 0.077751 0.062437 0.075377 0.061589 0.077111 0.06191 0.074799
0.081935 0.079592 0.077657 0.082217 0.073951 0.088084 0.073235 0.085031 0.066533 0.086765
0.100503 0.079529 0.097236 0.075609 0.098486 0.079403 0.096313 0.083405 0.094095 0.084253
0.102123 0.096307 0.100704 0.095672 0.108153 0.090258 0.107318 0.08696 0.113813 0.090546
0.100515 0.119089 0.09544 0.124026 0.09968 0.120716 0.097494 0.123084 0.096866 0.119183
0.107531 0.132688 0.106734 0.129987 0.111281 0.130119 0.112487 0.123222 0.115804 0.118662
0.140232 0.124026 0.135949 0.11799 0.141514 0.11941 0.145616 0.1137 0.140101 0.115905
0.127638 0.151388 0.125214 0.153706 0.129209 0.150477 0.129843 0.145333 0.134177 0.14326
0.168053 0.136124 0.159529 0.132996 0.159391 0.133876 0.164014 0.137343 0.1625 0.137079
0.176627 0.146294 0.172475 0.148769 0.170484 0.151018 0.169994 0.150961 0.167029 0.154667
0.165226 0.175691 0.160327 0.181319 0.154466 0.182318 0.153913 0.187098 0.157714 0.185327
0.194699 0.161225 0.194441 0.174799 0.178518 0.179906 0.172758 0.187337 0.165157 0.188474
0.179322 0.197192 0.185622 0.19076 0.18875 0.188009 0.192607 0.184114 0.195685 0.1775
0.18495 0.212255 0.188894 0.209981 0.190578 0.207224 0.194102 0.181237 0.215892 0.186363
0.206036 0.21115 0.214485 0.204428 0.220044 0.206244 0.217293 0.201809 0.221903 0.208254
0.233474 0.202607 0.23934 0.20103 0.235603 0.203411 0.232569 0.203028 0.233373 0.208254
0.219523 0.242557 0.219303 0.237883 0.223832 0.23358 0.23157 0.227626 0.23358 0.233964
0.252676 0.227732 0.255754 0.220647 0.256288 0.226476 0.258367 0.222626 0.25267 0.226074
0.232362 0.264937 0.236589 0.259711 0.24691 0.248819 0.253543 0.24723 0.253072 0.238888
0.247236 0.274585 0.246156 0.275584 0.243668 0.278241 0.246068 0.27745 0.244837 0.277412
0.254278 0.283116 0.256482 0.288116 0.253568 0.285892 0.253706 0.287582 0.257274 0.280949
0.286193 0.282626 0.27902 0.283229 0.274001 0.290798 0.266344 0.295088 0.264799 0.294667
0.294881 0.276388 0.298587 0.275729 0.302173 0.281018 0.304774 0.274372 0.302626 0.274585
0.292274 0.301822 0.296087 0.30397 0.298329 0.306313 0.288788 0.314372 0.285773 0.316005
0.325622 0.290245 0.325622 0.293807 0.325628 0.291935 0.326847 0.29723 0.322412 0.298637
0.322437 0.320829 0.323241 0.316024 0.329774 0.3038 0.335082 0.305471 0.33696 0.304761
0.333668 0.335276 0.326263 0.332456 0.327286 0.335823 0.325653 0.339234 0.316294 0.34495
0.356206 0.326043 0.357814 0.322852 0.353763 0.325955 0.354987 0.326068 0.352833 0.330641
0.346338 0.350967 0.351671 0.346401 0.361005 0.337896 0.366627 0.33767 0.365854 0.332651
0.377173 0.345559 0.377701 0.342908 0.373819 0.344585 0.374171 0.349774 0.368072 0.354969
0.387745 0.351822 0.386344 0.355019 0.384133 0.359812 0.378524 0.36299 0.373675 0.37125
0.381771 0.380107 0.378354 0.383543 0.375308 0.388342 0.370967 0.391552 0.364969 0.392563
0.407638 0.373894 0.404403 0.375503 0.402349 0.378499 0.406696 0.373913 0.406696 0.375854
0.403128 0.393166 0.411652 0.384667 0.411652 0.383499 0.411652 0.380295 0.411652 0.384931
0.00831 0.008894 0.009139 0.009045 0.008511 0.007858 0.009768 0.009246 0.010716 0.00728
0.019334 0.013813 0.020879 0.014366 0.019158 0.015019 0.021445 0.014887 0.020025 0.01571
0.033562 0.026602 0.031991 0.024177 0.032142 0.025019 0.031464 0.026558 0.031853 0.028266
0.040616 0.037469 0.041476 0.036771 0.044548 0.034026 0.044303 0.032255 0.04348 0.033781
0.042016 0.055666 0.042481 0.057312 0.041972 0.053505 0.042211 0.052387 0.04566 0.050031
0.064592 0.05125 0.067004 0.051545 0.065327 0.049491 0.065245 0.050157 0.063568 0.051928
0.065383 0.073298 0.064655 0.070823 0.07 0.06843 0.074058 0.062915 0.075879 0.060396
0.071558 0.091043 0.072123 0.085132 0.069755 0.087362 0.070446 0.084014 0.075371 0.081036
0.090389 0.091627 0.088053 0.091237 0.084422 0.090898 0.083913 0.097726 0.08255 0.098486
0.113379 0.089215 0.110848 0.086796 0.109472 0.091891 0.111332 0.088675 0.109479 0.088637
0.100113 0.117575 0.103524 0.115967 0.102041 0.114366 0.103247 0.107167 0.111288 0.106828
0.121288 0.115873 0.123078 0.113562 0.122274 0.115578 0.122412 0.110546 0.131784 0.107268
0.14434 0.115704 0.144334 0.118593 0.141715 0.118191 0.137626 0.124648 0.133662 0.131093
0.138599 0.139328 0.141112 0.136489 0.142324 0.137305 0.147908 0.129378 0.148951 0.128046
0.163109 0.136225 0.15468 0.1425 0.154422 0.143612 0.152814 0.150352 0.147186 0.153982
0.164824 0.157406 0.1587 0.159617 0.160609 0.151193 0.166778 0.152268 0.162343 0.159868
0.153951 0.185754 0.149378 0.183518 0.155848 0.180433 0.159064 0.179736 0.163015 0.175741
0.166457 0.191847 0.168248 0.190484 0.162217 0.196891 0.159529 0.190559 0.164221 0.194611
0.20343 0.17527 0.205025 0.174504 0.202544 0.176288 0.202915 0.170672 0.204296 0.175509
0.2138 0.180917 0.216294 0.18348 0.215082 0.187462 0.211482 0.191156 0.208072 0.195069
0.217475 0.202224 0.226376 0.195377 0.227563 0.193781 0.215773 0.205634 0.211263 0.212462
0.232808 0.206036 0.230239 0.206633 0.23316 0.207305 0.230283 0.208637 0.224227 0.216413
0.225333 0.228549 0.232312 0.225465 0.235974 0.216891 0.242035 0.212469 0.244736 0.214271
0.259309 0.22326 0.257324 0.224384 0.253317 0.22919 0.248053 0.232406 0.242619 0.240402
0.263756 0.237751 0.264133 0.235188 0.265641 0.235992 0.267249 0.233901 0.265138 0.237186
0.248053 0.270358 0.250044 0.272965 0.253291 0.269296 0.254786 0.259692 0.261583 0.257582
0.259102 0.281212 0.261332 0.276979 0.264535 0.273662 0.270905 0.26843 0.276633 0.256797
0.260817 0.293003 0.26321 0.294956 0.264523 0.293461 0.264516 0.289843 0.272513 0.286124
0.309158 0.27647 0.305188 0.271796 0.306024 0.275722 0.306332 0.275289 0.301401 0.281822
0.281903 0.312814 0.282274 0.316325 0.286093 0.313078 0.290666 0.307952 0.294209 0.30745
0.321351 0.302205 0.314384 0.31157 0.308687 0.316005 0.299705 0.322726 0.298706 0.323825
0.33326 0.304328 0.336156 0.30353 0.334686 0.306313 0.332676 0.309353 0.324322 0.318386
0.313511 0.348606 0.312569 0.346558 0.316124 0.348166 0.313907 0.34495 0.316376 0.338298
0.346482 0.337324 0.339096 0.342016 0.335741 0.348166 0.328982 0.348122 0.323562 0.353662
0.365892 0.336683 0.366972 0.335873 0.365829 0.33669 0.362776 0.340101 0.36103 0.340245
0.360226 0.363028 0.358335 0.367984 0.353555 0.374535 0.348141 0.377136 0.344956 0.375427
0.379812 0.362758 0.377481 0.364127 0.370534 0.374284 0.366495 0.37919 0.359058 0.383524
0.364246 0.396796 0.362927 0.399209 0.362927 0.395157 0.361834 0.394655 0.365842 0.39348
0.404303 0.376275 0.402808 0.376696 0.406376 0.375528 0.404837 0.375471 0.400716 0.378687
0.411652 0.383423 0.411652 0.384931 0.411652 0.384931 0.411652 0.392004 0.407984 0.391168
0.010911 0.008178 0.010848 0.009146 0.011432 0.008172 0.009918 0.006815 0.009334 0.008995
0.017795 0.015013 0.019573 0.016269 0.01843 0.018574 0.017368 0.019284 0.015383 0.019899
0.030879 0.029585 0.029278 0.030339 0.026966 0.030898 0.027431 0.032073 0.026602 0.03343
0.043913 0.033065 0.045232 0.033147 0.043518 0.034146 0.042946 0.034253 0.043901 0.033492
0.049686 0.046859 0.050245 0.044573 0.053461 0.043599 0.056143 0.042324 0.056344 0.042858
0.06081 0.053869 0.060773 0.053298 0.059026 0.056891 0.057431 0.060327 0.055402 0.060666
0.077946 0.06017 0.076709 0.062111 0.07799 0.059592 0.075377 0.061954 0.076062 0.063813
0.078901 0.077167 0.082431 0.073467 0.082864 0.073197 0.083964 0.071972 0.085276 0.071552
0.077004 0.098486 0.07941 0.097494 0.079064 0.098436 0.0812 0.096376 0.081903 0.09527
0.108134 0.090879 0.110151 0.090258 0.105766 0.094183 0.103524 0.099045 0.097927 0.103329
0.115616 0.098109 0.115182 0.10255 0.118781 0.096074 0.121407 0.099271 0.122701 0.098693
0.132896 0.109146 0.129881 0.107098 0.131734 0.10946 0.131621 0.110289 0.124931 0.116583
0.127205 0.133461 0.126256 0.1363 0.122004 0.137977 0.117513 0.140389 0.116608 0.143354
0.153178 0.124824 0.151998 0.12718 0.154039 0.12522 0.152563 0.127952 0.15196 0.128241
0.141501 0.159667 0.13782 0.163166 0.132827 0.167883 0.132104 0.162211 0.133279 0.161514
0.156181 0.162952 0.153913 0.165923 0.154975 0.168065 0.152839 0.170119 0.146476 0.173807
0.16674 0.169673 0.170258 0.16657 0.173593 0.160069 0.1799 0.154447 0.180905 0.153901
0.167839 0.193599 0.189359 0.168065 0.19169 0.169975 0.195389 0.164221 0.190082 0.164227
0.197883 0.182041 0.192161 0.187242 0.18875 0.190854 0.186457 0.195377 0.180835 0.203555
0.197217 0.203957 0.195471 0.208266 0.190992 0.209874 0.184064 0.214541 0.186947 0.216627
0.207814 0.215352 0.206018 0.221055 0.202224 0.2212 0.196225 0.226325 0.193769 0.219497
0.221897 0.222739 0.21777 0.223593 0.216696 0.22593 0.206979 0.234987 0.207048 0.237601
0.247381 0.21255 0.248053 0.213461 0.245031 0.214673 0.242619 0.215942 0.24625 0.215389
0.240013 0.241991 0.237751 0.241903 0.232192 0.248285 0.226068 0.257324 0.224736 0.255088
0.258436 0.24201 0.253216 0.249548 0.245835 0.256928 0.237186 0.261237 0.237186 0.265132
0.265389 0.252877 0.270616 0.246237 0.275779 0.241508 0.274805 0.245974 0.274736 0.242619
0.285477 0.25527 0.287833 0.251954 0.285842 0.256627 0.28684 0.253681 0.286018 0.258536
0.279045 0.27946 0.285427 0.277802 0.284799 0.271369 0.288719 0.266181 0.293518 0.266131
0.298637 0.282607 0.294617 0.289253 0.289108 0.29549 0.284937 0.296275 0.276193 0.293009
0.290861 0.303807 0.301922 0.297789 0.304215 0.297952 0.305867 0.293273 0.304127 0.289912
0.293492 0.323423 0.293913 0.325163 0.29517 0.324466 0.299793 0.318386 0.305942 0.315974
0.320609 0.318003 0.321269 0.324064 0.31559 0.329944 0.305521 0.333072 0.305829 0.335207
0.326043 0.334498 0.329856 0.329221 0.33157 0.325433 0.339322 0.321351 0.345339 0.314366
0.324033 0.356062 0.324416 0.356181 0.324058 0.357864 0.323612 0.356727 0.327701 0.350867
0.356916 0.345559 0.351382 0.351237 0.345534 0.356131 0.338807 0.362613 0.334378 0.366526
0.34549 0.375873 0.346935 0.373367 0.344435 0.372067 0.349893 0.366168 0.353756 0.362739
0.356206 0.386244 0.352858 0.382255 0.353379 0.386734 0.359008 0.380716 0.362758 0.379077
0.366602 0.397261 0.362607 0.392971 0.369234 0.387745 0.370188 0.383053 0.368706 0.390779
0.394366 0.383543 0.397312 0.383511 0.393191 0.391558 0.387035 0.395239 0.38603 0.394774
0.407651 0.394579 0.401231 0.403229 0.39799 0.40929 0.392255 0.411652 0.387563 0.411652




















































Reading Num      
Ou  
0.010465 0.009975 0.011181 0.006677 0.011181 0.008932 0.009598 0.008712 0.010955 0.009428
0.013348 0.018964 0.015622 0.019617 0.01544 0.021382 0.014592 0.019987 0.016407 0.01929
0.024987 0.032889 0.024724 0.034259 0.026206 0.031457 0.025408 0.033279 0.024422 0.031162
0.046024 0.033003 0.044554 0.034309 0.041049 0.037626 0.040383 0.039026 0.044567 0.039265
0.057531 0.043021 0.054918 0.043995 0.053731 0.046878 0.050251 0.048298 0.047933 0.049698
0.055013 0.059705 0.053455 0.063518 0.050132 0.067356 0.049761 0.06397 0.050289 0.064667
0.075389 0.062255 0.074573 0.064529 0.074058 0.066275 0.06865 0.069692 0.067387 0.070151
0.088342 0.070603 0.089422 0.067632 0.087802 0.072205 0.087425 0.071608 0.082613 0.07517
0.083467 0.094183 0.087167 0.090685 0.0913 0.087965 0.092864 0.08483 0.094278 0.078335
0.093675 0.106024 0.093869 0.109573 0.09233 0.106979 0.091552 0.112557 0.085302 0.110214
0.118901 0.100239 0.115377 0.102362 0.115584 0.105232 0.108335 0.112393 0.10434 0.119799
0.119799 0.122029 0.115308 0.122249 0.116991 0.124234 0.11517 0.126281 0.107079 0.128449
0.114856 0.143141 0.115377 0.141244 0.118216 0.138624 0.122004 0.132142 0.128172 0.128254
0.150182 0.123323 0.152814 0.126765 0.150446 0.129485 0.147764 0.133065 0.147136 0.132657
0.135785 0.161935 0.140697 0.157845 0.141715 0.1525 0.149573 0.149215 0.152356 0.14554
0.143945 0.175182 0.145333 0.170848 0.145948 0.175327 0.145528 0.171853 0.143945 0.175886
0.187362 0.153693 0.182908 0.157393 0.185741 0.155798 0.182588 0.15468 0.181734 0.155509
0.196589 0.164353 0.192293 0.166577 0.19115 0.169673 0.187286 0.175006 0.185371 0.178524
0.175182 0.205634 0.173511 0.206162 0.172814 0.204975 0.176903 0.20549 0.173248 0.207104
0.181514 0.217915 0.184215 0.215892 0.18184 0.213373 0.184026 0.216093 0.184089 0.213229
0.203028 0.2199 0.208266 0.214698 0.211325 0.207236 0.215295 0.201614 0.221778 0.197035
0.200031 0.23397 0.204052 0.235603 0.203386 0.23669 0.20566 0.230295 0.208266 0.228549
0.245251 0.216212 0.240402 0.219033 0.234466 0.226539 0.228756 0.232167 0.223379 0.238386
0.22559 0.255704 0.22593 0.255251 0.224887 0.256508 0.223511 0.25353 0.22919 0.247519
0.231765 0.270144 0.234114 0.264667 0.235578 0.268178 0.2338 0.26272 0.235383 0.257896
0.278241 0.244717 0.272155 0.246859 0.27076 0.250465 0.268568 0.256533 0.264014 0.260967
0.280666 0.259529 0.273712 0.266595 0.269397 0.271351 0.267751 0.27907 0.256928 0.285452
0.297902 0.259692 0.293781 0.266796 0.300314 0.264812 0.296709 0.269347 0.289793 0.267764
0.285452 0.269227 0.304793 0.275289 0.304202 0.279391 0.298335 0.285477 0.29549 0.288449
0.310748 0.288668 0.314498 0.283844 0.317418 0.284265 0.310961 0.283266 0.317588 0.283819
0.298706 0.32115 0.302293 0.317601 0.305873 0.315641 0.309598 0.308656 0.311137 0.306376
0.300911 0.340126 0.306878 0.335226 0.301501 0.334786 0.308505 0.331671 0.310138 0.323612
0.345936 0.314372 0.346815 0.315785 0.347751 0.314818 0.34473 0.317588 0.344535 0.31718
0.32865 0.34728 0.333662 0.342173 0.341614 0.338907 0.345364 0.332268 0.348882 0.327261
0.333681 0.366175 0.337481 0.366966 0.331671 0.363763 0.338291 0.362638 0.341514 0.35929
0.364246 0.357833 0.36907 0.354573 0.356646 0.360082 0.359378 0.358461 0.365829 0.353097
0.362959 0.375006 0.366143 0.370459 0.371665 0.36907 0.373675 0.364812 0.380716 0.358335
0.371853 0.386683 0.374724 0.380641 0.381715 0.377632 0.383398 0.369259 0.394315 0.365339
0.379837 0.397883 0.377362 0.406445 0.373273 0.407299 0.375503 0.406055 0.375283 0.406495
0.384661 0.411652 0.384284 0.411652 0.386344 0.411652 0.385119 0.411652 0.382324 0.411652
  x - 0.0012 
30 40 50


























































Reading Num      
Inp  
 mber ( 1 to 40 ) 
utput Linearity 
Output Linearity
0.007996 0.010484 0.007877 0.011049 0.007356 0.009428 0.006941 0.009328 0.009296 0.009133
0.014717 0.020477 0.01684 0.019435 0.015572 0.016916 0.018492 0.018103 0.017732 0.018222
0.025992 0.033411 0.027519 0.032758 0.02674 0.031671 0.027795 0.029692 0.029711 0.029749
0.040452 0.038009 0.039227 0.035477 0.040408 0.035163 0.045459 0.046118 0.035521 0.034259
0.048511 0.051683 0.044893 0.055559 0.044384 0.056778 0.043072 0.056696 0.039994 0.05407
0.052663 0.063807 0.053392 0.06125 0.055327 0.057186 0.058775 0.055861 0.059541 0.057494
0.066997 0.074014 0.060484 0.074177 0.060804 0.07804 0.059705 0.075785 0.059912 0.077023
0.07929 0.081206 0.076407 0.083059 0.075641 0.08598 0.071765 0.083015 0.073059 0.087249
0.097506 0.080565 0.099435 0.081809 0.098298 0.07973 0.099296 0.078134 0.098555 0.079868
0.091018 0.107148 0.089196 0.107764 0.086175 0.110459 0.08934 0.108888 0.092707 0.10272
0.097519 0.124667 0.098505 0.11941 0.096828 0.11941 0.094981 0.125031 0.099114 0.120879
0.104447 0.132274 0.106476 0.131834 0.106935 0.130791 0.10821 0.133719 0.108737 0.129912
0.131784 0.127839 0.130747 0.127638 0.135917 0.12081 0.142506 0.117293 0.138687 0.116746
0.143134 0.137814 0.138894 0.143518 0.138756 0.143103 0.137487 0.147085 0.131583 0.148781
0.153499 0.149077 0.152104 0.144121 0.15419 0.140094 0.159127 0.138235 0.162217 0.136614
0.144931 0.174485 0.142682 0.174284 0.144127 0.173474 0.144265 0.171589 0.148379 0.169598
0.177996 0.162268 0.175886 0.163423 0.171966 0.169943 0.165936 0.174083 0.164435 0.174818
0.17968 0.182525 0.176275 0.186074 0.171394 0.186407 0.166338 0.190082 0.166972 0.196985
0.174309 0.201131 0.178825 0.197601 0.184516 0.188851 0.193166 0.176545 0.208486 0.175144
0.187933 0.211451 0.190578 0.211055 0.191759 0.202557 0.19892 0.197035 0.20419 0.193794
0.227538 0.193172 0.221156 0.201244 0.215892 0.208536 0.210534 0.212173 0.208254 0.21527
0.212864 0.22554 0.217293 0.219937 0.223562 0.218354 0.224322 0.216696 0.226941 0.206244
0.21772 0.243612 0.216099 0.244736 0.215019 0.245433 0.215239 0.245691 0.214284 0.245942
0.232971 0.243618 0.235879 0.239089 0.244165 0.232971 0.250597 0.228838 0.250364 0.223725
0.242827 0.252877 0.248637 0.25005 0.2549 0.236589 0.262965 0.234366 0.268084 0.232776
0.259309 0.266156 0.253266 0.273128 0.248053 0.276193 0.243229 0.277412 0.242425 0.277933
0.25326 0.288643 0.250785 0.288668 0.255188 0.2875 0.25505 0.286175 0.258505 0.279692
0.290886 0.267544 0.29152 0.272575 0.284158 0.27566 0.279391 0.284234 0.273361 0.290276
0.288235 0.295101 0.285232 0.298989 0.279541 0.302601 0.271966 0.308737 0.273172 0.305138
0.316809 0.287035 0.312569 0.287048 0.311181 0.292525 0.306608 0.301652 0.301501 0.301558
0.313775 0.303116 0.327261 0.29745 0.330496 0.293781 0.329284 0.292274 0.325289 0.298317
0.314717 0.326068 0.321351 0.318807 0.320829 0.316325 0.323021 0.313354 0.330452 0.306746
0.340377 0.324052 0.335352 0.328436 0.328844 0.335314 0.323423 0.341734 0.316376 0.344535
0.353763 0.326099 0.356577 0.325628 0.35407 0.324095 0.357833 0.323851 0.352959 0.325239
0.346351 0.352582 0.351671 0.345471 0.357594 0.336884 0.362494 0.33321 0.369661 0.334887
0.371872 0.346545 0.375339 0.346193 0.376696 0.345672 0.374209 0.340496 0.373405 0.346583
0.383725 0.356225 0.385823 0.35309 0.384931 0.355402 0.386715 0.356181 0.385151 0.35652
0.39799 0.363248 0.39794 0.361219 0.392996 0.364246 0.39799 0.367852 0.393342 0.36907
0.372067 0.404416 0.375691 0.404466 0.377079 0.399648 0.384661 0.394818 0.388656 0.39358
0.387148 0.411652 0.383128 0.411652 0.385176 0.411652 0.385075 0.411652 0.38527 0.411652
  x - 5E-05 
30 40 50
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0.00853 0.010019 0.008348 0.009573 0.009121 0.008373 0.00733 0.010572 0.008486 0.012142
0.01853 0.015741 0.019642 0.015917 0.020308 0.015528 0.018832 0.014328 0.020785 0.01407
0.028781 0.026872 0.032695 0.026338 0.032462 0.02554 0.033046 0.023417 0.034799 0.025515
0.045119 0.033442 0.044052 0.034397 0.045226 0.033606 0.045471 0.035188 0.042054 0.034026
0.043317 0.055283 0.04157 0.054077 0.044177 0.054567 0.043618 0.052739 0.048637 0.047368
0.059077 0.05267 0.064165 0.050452 0.064604 0.052406 0.067701 0.049705 0.064969 0.052211
0.062695 0.076947 0.061709 0.078317 0.059874 0.074579 0.062318 0.074472 0.062959 0.074535
0.071558 0.089856 0.071891 0.090082 0.070057 0.087349 0.072104 0.085766 0.072293 0.07983
0.099812 0.081621 0.098763 0.081231 0.097959 0.080295 0.097519 0.080207 0.097481 0.079906
0.095289 0.10934 0.09142 0.109271 0.089849 0.106118 0.091991 0.101916 0.099485 0.099686
0.101219 0.114378 0.106526 0.108957 0.112343 0.105817 0.114868 0.100691 0.119585 0.10017
0.110572 0.12865 0.111847 0.125226 0.116193 0.124422 0.118788 0.118606 0.123015 0.114064
0.144786 0.118794 0.140503 0.114516 0.142117 0.114975 0.141049 0.11745 0.140107 0.12304
0.127833 0.152305 0.128706 0.151024 0.125697 0.152657 0.125358 0.153304 0.125364 0.152946
0.160025 0.134711 0.163065 0.137305 0.160415 0.133009 0.160471 0.138279 0.159127 0.142205
0.150697 0.16733 0.152167 0.163957 0.158285 0.157016 0.160308 0.15468 0.163166 0.15365
0.158197 0.174422 0.161212 0.179102 0.156206 0.183361 0.155484 0.184893 0.152048 0.180835
0.163109 0.195685 0.168065 0.197839 0.163229 0.194699 0.165119 0.191539 0.168348 0.188945
0.201614 0.177487 0.200201 0.182651 0.198593 0.184705 0.189541 0.192469 0.184146 0.197293
0.21669 0.185936 0.211753 0.185232 0.211256 0.188166 0.210546 0.192601 0.207494 0.193574
0.206225 0.219497 0.20517 0.219962 0.19782 0.228072 0.195779 0.228103 0.194623 0.225791
0.233103 0.207839 0.236998 0.205565 0.235974 0.200942 0.232676 0.205716 0.235886 0.203442
0.215088 0.244629 0.216143 0.242343 0.211457 0.243825 0.217889 0.238693 0.221388 0.230647
0.254485 0.223725 0.254372 0.224322 0.259724 0.226778 0.254372 0.223379 0.256313 0.222249
0.266175 0.232412 0.268957 0.234579 0.262795 0.238084 0.257632 0.242644 0.253562 0.252123
0.245371 0.279529 0.247601 0.276928 0.246244 0.275779 0.25066 0.266332 0.256093 0.259692
0.261112 0.275729 0.271369 0.269372 0.274215 0.266545 0.280628 0.25358 0.285364 0.251589
0.270496 0.291332 0.266545 0.294567 0.260804 0.296489 0.2674 0.294617 0.265188 0.296709
0.271269 0.308505 0.276376 0.304692 0.275584 0.30527 0.27941 0.299391 0.286834 0.294083
0.299039 0.305471 0.293781 0.308637 0.285773 0.312745 0.285741 0.318003 0.282092 0.317249
0.322437 0.300295 0.317098 0.309962 0.307889 0.317393 0.297425 0.321941 0.294472 0.327651
0.335402 0.30343 0.335082 0.304529 0.335226 0.301313 0.335823 0.309573 0.335226 0.306677
0.312745 0.347268 0.316124 0.343631 0.318003 0.346928 0.314768 0.343631 0.318003 0.338298
0.354969 0.324165 0.356206 0.328989 0.352965 0.330063 0.347946 0.332437 0.343518 0.340151
0.362594 0.33157 0.363756 0.33527 0.362224 0.339906 0.356357 0.346979 0.347538 0.353379
0.379384 0.344435 0.371771 0.347544 0.370584 0.347343 0.369535 0.353279 0.363059 0.343731
0.381765 0.351972 0.383857 0.358204 0.380641 0.363028 0.378744 0.366024 0.368656 0.373273
0.388719 0.372676 0.385006 0.375308 0.380327 0.381715 0.375283 0.389121 0.367462 0.391168
0.390094 0.388342 0.396407 0.38174 0.402959 0.388342 0.395113 0.38179 0.394724 0.385302
0.386759 0.411351 0.392827 0.402645 0.393147 0.402475 0.39799 0.402324 0.397393 0.398737
0.13 0.17 0.211 0.25 0.29 0.33 0.37
Input Injected Values (mV) 
Output Readings Vs Input Values 
"Output Readings Vs Input
Values"
y = 1.004x - 0.0012 
0.2 0.3 0.4 0.5
Input Injected Values (mV) 
Output Readings Vs Input Values 
"Output Readings Vs Input
Values"
Linear Best-Fit of Output
Readings Vs Input Values
0.009188 0.011 0.001812 1
0.01768 0.019 0.00132 2
0.029137 0.03 0.000863 3
0.03908 0.04 0.00092 4
0.049078 0.05 0.000922 5
0.057826 0.059 0.001174 6
0.069122 0.07 0.000878 7
0.079113 0.08 0.000887 8
0.089027 0.09 0.000973 9
0.099513 0.1 0.000487 10
0.109174 0.11 0.000826 11
0.119431 0.12 0.000569 12
0.129381 0.13 0.000619 13
0.139775 0.14 0.000225 14
0.14888 0.15 0.00112 15
0.159377 0.16 0.000623 16
0.169179 0.17 0.000821 17
0.179564 0.18 0.000436 18
0.189735 0.19 0.000265 19
0.199699 0.2 0.000301 20
0.210794 0.211 0.000206 21
0.219587 0.22 0.000413 22
0.229743 0.23 0.000257 23
0.239926 0.24 7.42E-05 24
0.250149 0.25 0.000149 25
0.260466 0.26 0.000466 26
0.269769 0.27 0.000231 27
0.280248 0.28 0.000248 28
0.290079 0.29 7.89E-05 29
0.30002 0.3 1.96E-05 30
0.3105 0.31 0.0005 31
0.320173 0.32 0.000173 32
0.330734 0.33 0.000734 33
0.340164 0.34 0.000164 34
0.35023 0.35 0.00023 35
0.360319 0.36 0.000319 36
0.370385 0.37 0.000385 37
0.379712 0.38 0.000288 38
0.390291 0.39 0.000291 39
0.39916 0.4 0.00084 40
0.126231 0.13581 0.132092 0.124416 0.151671 0.144058 0.125075 0.135905 0.153562 0.12897
0.135207 0.127173 0.142349 0.147186 0.127148 0.126834 0.144422 0.139673 0.126244 0.137286
0.163505 0.165622 0.160722 0.156998 0.163229 0.166332 0.157186 0.159805 0.168662 0.161106
0.13772 0.135151 0.137481 0.138417 0.135057 0.136438 0.136602 0.136784 0.135276 0.137682
0.117475 0.124209 0.126231 0.115597 0.116997 0.126294 0.118492 0.113574 0.120936 0.128191
0.12723 0.143141 0.14071 0.122921 0.133354 0.143536 0.134271 0.126652 0.138913 0.147136
0.13875 0.155892 0.167582 0.145188 0.134278 0.160069 0.160025 0.131451 0.142632 0.169837
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.122425 0.151822 0.141501 0.117475 0.133882 0.151979 0.134642 0.117795 0.145528 0.15184
0.146753 0.13005 0.126244 0.147563 0.130452 0.129397 0.144673 0.143109 0.12402 0.134077
0.157996 0.163857 0.17044 0.159158 0.155151 0.168926 0.164943 0.157418 0.163549 0.168606
0.135829 0.134271 0.134862 0.137902 0.133379 0.133819 0.138737 0.139045 0.134466 0.138335
0.120785 0.117726 0.125188 0.126162 0.118141 0.120942 0.127594 0.119529 0.117192 0.122054
0.128656 0.133097 0.144422 0.136665 0.130119 0.135477 0.144152 0.136489 0.127261 0.143662
0.152563 0.136941 0.154353 0.168982 0.141753 0.135546 0.164824 0.160609 0.137613 0.145477
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.127789 0.121005 0.148832 0.149541 0.124139 0.121332 0.148964 0.153794 0.127933 0.124623
0.145528 0.13608 0.124227 0.136288 0.151426 0.140936 0.123668 0.136338 0.150182 0.138693
0.164422 0.157456 0.16326 0.165427 0.163059 0.157387 0.161621 0.167123 0.16191 0.159334
0.136526 0.137714 0.136011 0.136351 0.137192 0.133379 0.133078 0.138116 0.13772 0.136972
0.124428 0.117802 0.116401 0.121401 0.129655 0.119799 0.116916 0.122073 0.126558 0.121621
0.146093 0.131583 0.127443 0.143631 0.145565 0.127638 0.127048 0.137795 0.145942 0.12934
0.169673 0.153976 0.133681 0.148781 0.164962 0.150157 0.132475 0.14995 0.169403 0.153449
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.143725 0.151972 0.125013 0.121237 0.150214 0.152412 0.123832 0.121011 0.14755 0.151263
0.127324 0.135678 0.146457 0.135471 0.123518 0.136099 0.14598 0.13956 0.127368 0.135534
0.164485 0.168675 0.163166 0.155898 0.165107 0.167544 0.160013 0.153367 0.163015 0.169724
0.137016 0.135339 0.139981 0.133832 0.133266 0.134026 0.13983 0.137305 0.136049 0.136212
0.115289 0.120553 0.128059 0.121005 0.120057 0.122349 0.124623 0.12321 0.117293 0.120609
0.12652 0.139761 0.144315 0.132324 0.126225 0.139837 0.145528 0.129397 0.126646 0.140509
0.132933 0.147808 0.168442 0.154334 0.135829 0.145427 0.165597 0.153693 0.131665 0.145101
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.128053 0.122242 0.14782 0.15022 0.124435 0.119799 0.150553 0.14434 0.121589 0.134428
0.145383 0.137374 0.12657 0.134768 0.142513 0.137959 0.127443 0.134824 0.146043 0.14017
0.159121 0.156709 0.165905 0.171928 0.162487 0.158549 0.163147 0.169648 0.159139 0.155176
0.13956 0.137557 0.132067 0.132582 0.140201 0.137588 0.136445 0.138222 0.139535 0.137657
0.122123 0.122827 0.117286 0.122035 0.127167 0.123141 0.117356 0.121206 0.123957 0.120214
0.144881 0.132148 0.12718 0.140157 0.146639 0.133675 0.127525 0.13608 0.145358 0.131049
0.170069 0.152563 0.135013 0.146244 0.166256 0.159133 0.134165 0.145314 0.166495 0.158342
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.15603 0.141118 0.121338 0.134472 0.148869 0.139893 0.124121 0.13549 0.149077 0.13956
0.128505 0.135879 0.148744 0.138191 0.12365 0.131068 0.149146 0.139278 0.127839 0.132657
0.165848 0.169761 0.16218 0.158197 0.162833 0.169699 0.161407 0.157575 0.15983 0.163116
0.132506 0.133436 0.135829 0.135729 0.133851 0.136884 0.140302 0.136275 0.132607 0.136281
0.115685 0.122965 0.12407 0.122915 0.120452 0.123191 0.124824 0.123863 0.118888 0.119416
0.124742 0.13799 0.143178 0.137085 0.130817 0.136275 0.143109 0.136627 0.126162 0.131665
0.134692 0.140302 0.166539 0.160144 0.136815 0.14184 0.170063 0.162073 0.136049 0.14201
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.124812 0.133273 0.150302 0.14191 0.123298 0.133932 0.155182 0.139045 0.122538 0.133273
0.150477 0.140157 0.125031 0.133059 0.147041 0.138593 0.122312 0.134278 0.147136 0.139755
0.161307 0.160848 0.162952 0.16821 0.163241 0.156677 0.165452 0.170239 0.159284 0.154673
0.13826 0.137889 0.137016 0.134931 0.136715 0.138731 0.132864 0.133373 0.135377 0.139328
0.123637 0.124171 0.115634 0.122544 0.125817 0.12343 0.116979 0.124246 0.124039 0.120421
0.142155 0.139504 0.127462 0.135879 0.143888 0.137688 0.130779 0.131771 0.143028 0.134881
0.163254 0.161621 0.133367 0.135829 0.161985 0.166489 0.141796 0.139328 0.162871 0.168166
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.144133 0.132161 0.121445 0.139642 0.152883 0.133474 0.119259 0.140999 0.152783 0.129397
0.127802 0.13206 0.149284 0.14304 0.126796 0.129447 0.145955 0.141407 0.126853 0.128964
0.162356 0.170144 0.162601 0.158197 0.167594 0.166715 0.15902 0.158204 0.168122 0.166753
0.13615 0.135949 0.140565 0.137877 0.135879 0.135044 0.137293 0.138178 0.135647 0.136294
0.114585 0.120352 0.129862 0.119497 0.118524 0.122004 0.128926 0.121062 0.118737 0.124315
0.123775 0.132362 0.145678 0.13625 0.128587 0.13576 0.145358 0.13907 0.128675 0.13407
0.143518 0.132569 0.157418 0.166382 0.142764 0.132569 0.157085 0.16723 0.147324 0.132657
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.121803 0.146935 0.149611 0.124052 0.125031 0.15326 0.145427 0.123109 0.121577 0.151853
0.145817 0.143373 0.1275 0.130521 0.142519 0.147714 0.129353 0.126834 0.141426 0.141024
0.156281 0.158392 0.164655 0.163926 0.158612 0.156482 0.168178 0.169705 0.158857 0.156438
0.136514 0.13755 0.133273 0.132971 0.135879 0.134987 0.136087 0.137789 0.137343 0.137054
0.126633 0.116181 0.118273 0.124937 0.125678 0.120025 0.119491 0.123329 0.124893 0.120031
0.141715 0.136539 0.128116 0.131759 0.142513 0.13983 0.128417 0.136916 0.14576 0.140232
0.158178 0.167952 0.142274 0.130672 0.158003 0.168128 0.143059 0.130459 0.157299 0.165892
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
0.148869 0.121363 0.126646 0.152927 0.140704 0.120101 0.133266 0.150258 0.141112 0.121859
0.128084 0.129975 0.148769 0.14505 0.127418 0.127644 0.145446 0.14397 0.126143 0.126671
0.167776 0.167142 0.156954 0.15745 0.166922 0.166181 0.158643 0.159655 0.167921 0.16951
0.136671 0.133725 0.136181 0.135829 0.133844 0.135779 0.139196 0.134554 0.13615 0.1362
0.11358 0.122048 0.126018 0.121212 0.118555 0.121263 0.124567 0.123405 0.11941 0.120207
0.129077 0.132802 0.138417 0.144403 0.134881 0.126049 0.134774 0.142337 0.134824 0.128932
0.147601 0.129906 0.159052 0.170006 0.144648 0.135886 0.159221 0.165534 0.142261 0.130616
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted










0.144121 0.139196 0.124102 0.131721 0.151671 0.134969 0.123624 0.148725 0.149026 0.12549
0.144033 0.143719 0.126771 0.136677 0.146746 0.137431 0.124077 0.143153 0.148109 0.127833
0.157481 0.162619 0.167261 0.162437 0.15718 0.165421 0.168166 0.157362 0.160798 0.169655
0.139102 0.139095 0.134931 0.135773 0.137443 0.136897 0.137217 0.13723 0.13669 0.136181
0.118386 0.120503 0.125314 0.121432 0.117406 0.126658 0.122412 0.117802 0.119856 0.125622
0.145559 0.13941 0.129315 0.141338 0.145942 0.132104 0.12968 0.144033 0.141709 0.130214
0.143587 0.168744 0.153046 0.139629 0.157054 0.17005 0.139497 0.143247 0.167035 0.154981
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.130666 0.152085 0.140182 0.124472 0.14218 0.152827 0.130798 0.120402 0.150006 0.145992
0.131432 0.149454 0.140333 0.148744 0.128712 0.136658 0.148744 0.135308 0.125628 0.145873
0.163317 0.157249 0.166765 0.168323 0.158361 0.160515 0.171382 0.164083 0.157117 0.163492
0.135283 0.136539 0.135471 0.135276 0.138222 0.138392 0.136734 0.136966 0.13794 0.137318
0.120207 0.116131 0.122205 0.12603 0.118794 0.118229 0.126828 0.121621 0.115754 0.120402
0.134253 0.146834 0.136263 0.126036 0.142261 0.145609 0.128172 0.132261 0.147167 0.139962
0.134265 0.150352 0.16701 0.149918 0.134686 0.16093 0.163128 0.139095 0.144956 0.167469
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.123417 0.135044 0.152098 0.140107 0.124818 0.131665 0.151018 0.137387 0.121822 0.131815
0.147155 0.127563 0.126721 0.145107 0.148398 0.132092 0.126451 0.144309 0.146809 0.13093
0.169837 0.160427 0.157067 0.166916 0.166244 0.157186 0.155835 0.165634 0.163021 0.15527
0.135546 0.138744 0.13956 0.136413 0.136677 0.137023 0.137374 0.1362 0.133266 0.136024
0.126954 0.125628 0.11865 0.122437 0.12821 0.123781 0.118794 0.124749 0.127839 0.120597
0.127041 0.136087 0.145798 0.137889 0.128153 0.135609 0.142946 0.137575 0.129736 0.137506
0.155075 0.135974 0.146175 0.163122 0.146131 0.132965 0.153568 0.168455 0.151665 0.1363
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.151954 0.139366 0.123825 0.136137 0.151922 0.138549 0.125465 0.135678 0.152462 0.137299
0.125226 0.14071 0.14571 0.13022 0.126633 0.14392 0.147054 0.132067 0.126269 0.143712
0.15919 0.167594 0.167952 0.158769 0.158021 0.155861 0.17059 0.167827 0.156652 0.160094
0.136181 0.13598 0.130157 0.135829 0.137406 0.133423 0.134171 0.138235 0.139322 0.136131
0.116621 0.124837 0.127481 0.118901 0.115873 0.121709 0.125327 0.121413 0.117971 0.124422
0.143957 0.136087 0.124523 0.136834 0.148361 0.136526 0.124422 0.139925 0.148744 0.133323
0.152293 0.16571 0.152663 0.139523 0.149705 0.163235 0.152035 0.135383 0.150553 0.162814
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.123712 0.133273 0.149347 0.138995 0.124724 0.139623 0.154975 0.129975 0.123361 0.146564
0.146903 0.130107 0.126055 0.144334 0.149215 0.129636 0.126558 0.144686 0.147004 0.128618
0.168166 0.163863 0.154592 0.158059 0.165528 0.16625 0.15669 0.161709 0.168436 0.165151
0.135276 0.138059 0.136746 0.13581 0.134598 0.137054 0.138719 0.135239 0.13669 0.136872
0.127915 0.118392 0.11679 0.125842 0.126796 0.119058 0.121539 0.127927 0.124699 0.116614
0.128254 0.14392 0.147148 0.131237 0.129912 0.142632 0.145038 0.13022 0.129139 0.142456
0.153166 0.137443 0.154315 0.168379 0.149956 0.134943 0.154202 0.166432 0.146162 0.135785
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.153574 0.124969 0.127318 0.150835 0.145528 0.12321 0.131263 0.151727 0.141281 0.122023
0.125829 0.144121 0.145069 0.125616 0.124215 0.14608 0.148386 0.128976 0.129253 0.148775
0.158128 0.161891 0.167701 0.163894 0.157186 0.160207 0.166872 0.161407 0.15603 0.161219
0.136721 0.133882 0.136307 0.137845 0.133769 0.134265 0.13581 0.138932 0.136124 0.135609
0.120345 0.126231 0.122519 0.118191 0.121834 0.126225 0.122161 0.117557 0.121677 0.127845
0.142613 0.128593 0.127789 0.143065 0.141784 0.124177 0.133511 0.143474 0.143449 0.128116
0.152362 0.163926 0.144623 0.133455 0.159171 0.169246 0.145477 0.135314 0.159397 0.16657
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.134083 0.149447 0.137902 0.121156 0.138499 0.150302 0.137714 0.125459 0.136847 0.150634
0.145534 0.127224 0.131828 0.14934 0.143882 0.127707 0.129516 0.148882 0.139642 0.12657
0.163863 0.161558 0.158467 0.162111 0.167883 0.162852 0.156451 0.165251 0.172431 0.161809
0.13772 0.139636 0.137494 0.134579 0.136796 0.13593 0.137092 0.134171 0.135006 0.134874
0.124856 0.11946 0.123128 0.126533 0.124347 0.118656 0.125452 0.129008 0.1224 0.116771
0.132544 0.147004 0.138097 0.12684 0.136005 0.146822 0.13767 0.12907 0.135503 0.146036
0.144786 0.139196 0.160283 0.165415 0.140854 0.136759 0.161928 0.16483 0.136112 0.137041
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.133486 0.124102 0.145188 0.152117 0.134008 0.120666 0.140509 0.151759 0.131658 0.120408
0.13434 0.146539 0.139095 0.122412 0.133411 0.147035 0.139699 0.127544 0.135879 0.148894
0.158059 0.169504 0.165107 0.158392 0.15995 0.165691 0.163687 0.156734 0.160019 0.164328
0.136281 0.135829 0.137889 0.139234 0.135999 0.136614 0.137852 0.137318 0.137023 0.134114
0.123028 0.126319 0.121018 0.116514 0.126275 0.128254 0.120747 0.118172 0.125408 0.12691
0.135446 0.125402 0.130157 0.146131 0.137406 0.128543 0.139699 0.143291 0.13397 0.129045
0.164372 0.162211 0.138807 0.139491 0.166828 0.162613 0.137833 0.142896 0.164353 0.165653
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.144121 0.154171 0.131055 0.12081 0.145521 0.153474 0.130107 0.121193 0.148693 0.153191
0.139629 0.126181 0.135879 0.147802 0.140534 0.126489 0.131313 0.148744 0.142173 0.127852
0.164667 0.157544 0.161407 0.170302 0.163951 0.158964 0.161489 0.168065 0.163342 0.158003
0.137041 0.137004 0.137487 0.132462 0.134994 0.134579 0.133907 0.135484 0.138216 0.139824
0.118392 0.121168 0.125892 0.126683 0.119925 0.118794 0.125647 0.125848 0.115389 0.11598
0.140647 0.146715 0.134906 0.128072 0.141778 0.144529 0.131187 0.127312 0.143945 0.146407
0.135038 0.141351 0.161106 0.159975 0.135829 0.14434 0.164472 0.163046 0.137155 0.143951
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.121263 0.13407 0.152362 0.139121 0.123913 0.135905 0.152136 0.136602 0.121313 0.135879
0.131055 0.147173 0.139699 0.124642 0.128279 0.145075 0.142286 0.124428 0.135094 0.149994
0.163285 0.165961 0.161608 0.157217 0.163116 0.169454 0.162996 0.15517 0.163511 0.170911
0.134259 0.137494 0.139611 0.140704 0.135509 0.136595 0.136018 0.135892 0.138053 0.136878
0.122984 0.124384 0.117381 0.120352 0.12831 0.125415 0.120082 0.119793 0.128178 0.124623
0.129397 0.126633 0.143945 0.144391 0.125798 0.126181 0.143725 0.147035 0.128543 0.126338
0.166715 0.162908 0.137513 0.144755 0.16865 0.151564 0.134271 0.146137 0.166432 0.154064
Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted Adjusted
0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646 0.411646
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Chapter 3 
 
Graphic User Interface (GUI) Development 
 
 
The GUI provides a means to control the automated machine as well a means to 
capture, analyse and store data. See Appendix A for a screen capture of the GUI and 
Appendix C for the complete GUI source code. In order to perform the above two 
functions, reliable communication between the GUI and the Controller is imperative. 
As previously mentioned, the GUI communicates directly with the Communication 
Microcontroller (CM) which then in turn communicates with the Automation 
Microcontroller (AM). 
 
FIGURE 3-1: SYSTEM BLOCK DIAGRAM 
 
In order to understand the function of the GUI, the communication between GUI and 
the CM has to first be discussed. 
 
The GUI and the CM communicate serially using their respective serial ports which 
are setup to interact as required. In this chapter the author will discuss how data is 
processed from the point at which it is present in the GUI serial buffer as well as the 
prompts transmitted by the GUI to the controller, more specifically, the CM.  
 
The interface between the GUI and the serial port (RS232) of a PC or Laptop using 
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available in more recent versions of Visual Basic). Once enabled the properties of the 
MSComm component have to be set so that they mirror the settings for the CM serial 
port. Under Properties in the MSComm component, the serial port that is to be used 
must be specified. For the purposes of this project, CommPort 1 was chosen. Under 
Settings, a baud rate of 2400, no parity bit, eight data received bits and one stop bit 
was specified. See Figure 3-2, below for a screen capture of the input property box for 
the MSComm component. 
 





Along with MSComm1 settings, the serial port is initialised in the Form Load 
procedure using the statements in Code Extract 3-1, below. 
 
Chapter 3 - Graphic User Interface (GUI) Development 
Mr. S. Matadin    2001 027 41 3 
 
'*******Initilise Serial Comm port 1******* 
'Rec data 
MSComm1.RThreshold = 1 
MSComm1.InputLen = 1 
MSComm1.DTREnable = False 
 
MSComm1.Settings = "2400,N,8,1" 
 
MSComm1.CommPort = 1 
MSComm1.PortOpen = True 
'Trans data 
MSComm1.OutBufferCount = 0 
'**** End Initilise Serial Comm port 1***** 
 
CODE EXTRACT 3-1: SERIAL PORT INITIALISATION IN THE FORM LOAD 
PROCEDURE 
 
For receiving data the first statement sets the threshold to 1, thus firing the Receive 
Event on every received byte. The second statement ensures that data is input one 
byte at a time. The third statement disables the DTR (Data Terminal Ready line), 
during communications, hence the DTR line is always Low (0). The fourth statement 
is included for redundancy in order to ensure the aforementioned settings. The fifth 
statement selects the communication port that is to be used and the sixth statement 
opens the selected port. Finally, the seventh statement clears the transmit buffer on 
loading of the GUI form. 
 
The information that is transmitted and received can be divided into two categories. 
One being ASCII characters for control operations, event prompts and selections 
made and the other being data in the form of the High and Low Bytes of a sixteen bit 
word that represents the digitised volt-drop reading. See Appendix B for the complete 
list of ASCII commands and their respective function or event prompts. 
 
The transmission of ASCII prompts from the GUI to the CM is accomplished by 
using the line of code below: 
MSComm1.Output = "B" 
 
Here the ASCII code for the character B is transmitted to the CM in order to signal 
that the END button has been clicked on the GUI. ASCII characters are not only 
transmitted on a click event on the GUI, but they are also transmitted to signal the 
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beginning or the end of certain procedures as well as selections that have been made 
in the GUI input fields before the test can be started.  
 
For any activity on the serial port or the associated buffers the OnComm procedure is 
initiated. The GUI has to decipher if this initiation occurred on the Send Event, 
Receive Event or any other activity. If, 
 
MSComm1.CommEvent = comEvReceive 
 
the OnComm procedure was initiated on the receive event. This means that data is 
present in the serial port buffer. The line of code below: 
 
Let SerIn = MSComm1.Input 
 
reads the serial port buffer and copies the data into the variable SerIn. This variable is 
read in the OnComm procedure as well as in various other parts of the analysis and 
calculation procedures without being altered. The analysis and calculation processes 
will be discussed later in this chapter. 
 
When in the OnComm procedure SerIn falls into a Case Select loop. Here the 
contents of SerIn is compared to all of the possible ASCII characters that are used as 
prompts and performs the tasks associated with the character that SerIn is equal to. 
When SerIn is equivalent to ‘z’, flag ‘Incomming_HighB_Flag’ is set. The setting of 
this flag alerts the GUI that upon the next initiation of the OnComm procedure that is 
due to a receive event, SerIn, will hold the high byte of the sixteen-bit, digitised volt-
drop reading. SerIn will therefore not enter the case select loop.   
 
When SerIn is equivalent to ‘y’, flag ‘Incomming_LowB_Flag’ is set to alert the GUI 
that on the next initiation of the OnComm procedure that is due to a receive event 
SerIn will hold the low byte of the sixteen-bit, digitised volt-drop reading. Here again, 
SerIn does not enter the case select loop. The high and low bytes are each transmitted 
as eight bits by the controller, however, once in the GUI serial buffer it is read as the 
letter or symbol that is the ASCII code representation of the eight received bits. For 
example, if the binary number ‘01100001’ was transmitted by the controller, the GUI 
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will read it as the letter ‘a’. It is therefore necessary to convert the ASCII represented 
input to the decimal value that it represents in order to use the value in further 
calculations. This is accomplished in Visual Basic using the Asc function as shown 
below, 
Low_Byte = Asc(SerIn) 
 
This line of code converts the ASCII coded value held in variable SerIn into the 
decimal value representing the ASCII code and places it in the variable that holds the 
low byte of the acquired volt-drop reading. 
 
The decimal value for the received high byte is acquired in the same manner as can be 
seen in the Code Extract that follows. Please note that the Code Extracts and Flow 
Diagrams that follow, represents the expected input prompts from the controller 
before the Additional Features. With the inclusion of the Additional Features, 
incoming prompts such as the ASCII code for “S” was added as a further case that is 
to be tested in the Case Select Loop. Figure 3-3 depicts the flow chart for the Case 
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Is  
SerIn = "y" 
?
Alert the GUI of the 




SerIn = "Q" 
?
Inform the GUI that 
Error 4 has occurred
Yes
Is  
SerIn = "z" 
?
Alert the GUI of the 








FIGURE 3-3: FLOW CHART FOR THE CASE SELECT LOOP 
 
 
Private Sub MSComm1_OnComm() 
If MSComm1.CommEvent = comEvReceive Then 
Let SerIn = MSComm1.Input 
If SerIn = "" Then 
Let SerIn = "x" 
End If 
     
    If Incomming_LowB_Flag = True Then 
    Low_Byte = Asc(SerIn) 
 
    Let Incomming_LowB_Flag = False 
    Let Incomming_HighB_Flag = False 
    Call Calculation 
    ElseIf Incomming_HighB_Flag = True Then 
    High_Byte = Asc(SerIn) 
 
    Let Incomming_HighB_Flag = False 
    Else 
    Select Case SerIn 
 
    Case "b" 
        MSComm1.Output = Auto_Man 
A (pp. 32) B (pp. 32) 
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    Case "d" 
        Command5.BackColor = &H8000000F 
        Let Command5.Caption = "Start" 
        Command5.Enabled = True 
        Let Command8.Enabled = True 
        Screen.MousePointer = vbArrow 
   Case "O"  
       Command8.BackColor = QBColor(12) 
        Command7.BackColor = &H8000000F 
        Let Command6.Enabled = True 
        Let Command6.BackColor = &HFF8080 
        Let Picture6.BackColor = &H8000000F 
         
        Call TestEnd_States 
        Let Emergency = True 
        Command8.Enabled = False 
        List1.FontBold = True 
        List1.AddItem "Emergency Stop on Bar " & Text6.Text 
        List1.FontBold = False 
    Case "I" 
        Call Bar_count 
    Case "J" 
        Let Command10.Enabled = True ' error1 
        Command10.BackColor = QBColor(12) 
        Frame14.ForeColor = QBColor(12) 
        Frame14.FontSize = 10 
        Frame14.FontBold = True 
        Command9.Enabled = True 
        Frame20.ForeColor = QBColor(10) 
        Picture5.BackColor = QBColor(10) 
        Frame21.ForeColor = QBColor(10) 
        Command9.BackColor = &HFF8080 
    Case "m" 
        Let Command11.Enabled = True ' error2 
        Command11.BackColor = QBColor(12) 
        Frame16.ForeColor = QBColor(12) 
        Frame16.FontSize = 10 
        Frame16.FontBold = True 
        Command9.Enabled = True 
        
        Frame20.ForeColor = QBColor(10) 
        Picture5.BackColor = QBColor(10) 
        Frame21.ForeColor = QBColor(10) 
        Command9.BackColor = &HFF8080 
    Case "L" 
        Let Command12.Enabled = True 'error3 
        Command12.BackColor = QBColor(12) 
        Frame17.ForeColor = QBColor(12) 
        Frame17.FontSize = 10 
        Frame17.FontBold = True 
        Command8.Enabled = True 
        Command7.Enabled = True 
        Command7.BackColor = &HFF8080 
        Command8.BackColor = &HFF8080 
        Command8.BackColor = QBColor(12) 
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        Command7.BackColor = &H8000000F 
        Let Command6.Enabled = True 
        Let Command6.BackColor = &HFF8080 
        Let Picture6.BackColor = &H8000000F 
        Call TestEnd_States 
        Let Emergency = True 
        Command8.Enabled = False 
        List1.FontBold = True 
        List1.AddItem "Emergency Stop on Bar " & Text6.Text 
        List1.FontBold = False 
        Let Command12.Enabled = True 
        Command12.BackColor = QBColor(12) 
         
    Case "Q" 
        Let Command13.Enabled = True 'error4 
        Command13.BackColor = QBColor(12) 
        Frame15.ForeColor = QBColor(12) 
        Frame15.FontSize = 10 
        Frame15.FontBold = True 
        Command8.Enabled = True 
        Command7.Enabled = True 
        Command7.BackColor = &HFF8080 
        Command8.BackColor = &HFF8080 
    Case "z" 
        Let Incomming_HighB_Flag = True 
        Picture8.BackColor = QBColor(4) 
        Picture9.BackColor = &H8000000F 
    Case "y" 
        Let Incomming_LowB_Flag = True 
    End Select 
    End If 
End If 
End Sub 
CODE EXTRACT 3-2: ONCOMM EVENT RECEIVE 
  
3.1 A walk through the GUI 
 
The aim of this walk through is to lead the reader through the features, functions and 
code behind the Graphic User Interface. Screen captures will help the reader to 
understand how the GUI responds to user prompts and data that is received. See 
Appendix A for a true representation of the GUI and Appendix O for a GUI 
PowerPoint Presentation. The GUI is divided into two separate parts, one being the 
Test Setup Fields and the other being the Test In Progress Fields. Each of these will 
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3.1.1 Test Setup Fields 
 
3.1.1.1 User Identification Frame 
 
The input fields in this section are used to setup the system for the specific armature 
that is to be tested. See Figure 3-4A and Figure 3-4B. The User Identification frame is 
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FIGURE 3-4B: USER IDENTIFICATION FRAME ON THE INITIAL TEST SCREEN 
 
Initially, except for the New Test button encircled in Figure 3-4A, all the buttons and 
text input boxes are disabled. On clicking on the New Test button in the Password 
frame the Enter button is enabled and replaces the New Test button. See Figure 3-5A, 
and Figure 3-5B. 
 
 
FIGURE 3-5A: INITIATE TEST SCREEN 
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FIGURE 3-5B: USER IDENTIFICATION FRAME ON THE INITIATE TEST 
SCREEN 
 
At this stage, except for the Enter button, all other control buttons are disabled and 
except for the Password text input box all the text input boxes are still disabled. To 
enable the GUI the correct user password has to be entered. This password was 
originally a generic password that was assigned to the system. Any staff member that 
was assigned to use this system was to use this password. This has subsequently been 
changed such that each user has a unique username and password that is chosen by 
the individual. The username and password is stored in a file on the PC or laptop 
hard-drive and is accessed and/or edited via the GUI whenever need be.  
 
This login system is very much like the standard Windows® username and password 
login system except for the fact that only the password is entered in order to use the 
system. If the password is one that exists in the Username and Password file, the 
username that is associated with the entered password is displayed in the Name text 
box. This method is used to ensure accountability as the username displayed in the 
Name text box is the name that is printed in the test report and saved in the test history 
file. The username and password feature is discussed in detail in Chapter 6 under the 
heading, Multiple User Names and Passwords.  
 
On entering the incorrect password GUI informs the user that the password is 
incorrect as well as the number of attempts that remain. See Figure 3-6A and Figure 
3-6B. 
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FIGURE 3-6A: GUI REPRESENTATION WHEN AN INCORRECT PASSWORD 
HAD BEEN ENTERED  
 
 
FIGURE 3-6B: MESSAGE BOX INFORMING THE USER OF THE NUMBER OF 
TRIES THAT REMAIN 
 
If, on the third attempt, an incorrect password is entered the message box depicted in 
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FIGURE 3-7A: MESSAGE BOX INFORMING THE USER THAT HE/SHE HAS 
BEEN LOCKED OUT  
On acknowledgement of this message (by clicking on the OK button) the Lock Out 
frame is activated. The Lock Out frame hides every input and output function of the 
GUI, except for the Administrator Password functionality. See Figure 3-7B. The 
administrator password is used by a member of staff that is responsible for the 
supervision of the tests as well as the test technicians. This password allows the 
administrator to access and edit properties such as the Armature Properties, Test 
Parameters, Directory path and Unlocking. A user with a basic user password does 
not have the ability to edit these properties. Note that only the administrator can 
unlock the system once it has been locked.  
 
 
FIGURE 3-7B: LOCK OUT SCREEN 
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3.1.1.2 Armature Properties Frame 
 
It is here that the user selects the armature type that is to be tested. See Figure 3-7C.  
FIGURE 3-7C: ARMATURE PROPERTIES FRAME 
 
The list of armatures is created by completing the New Armature Name and Number 
of Commutator Bars field and then clicking on the Add New Armature button. As 
mentioned previously this functionality is only available to the administrator, 
therefore upon clicking the above mentioned button, the user is asked for the 
administrator password before the new armature is added, see Figure 3-8A and Figure 
3-8B. If an incorrect password is entered the new armature will not be added. For the 
removal of armatures from the list  the Click To Remove Highlighted Armature 
functionality is used and is a functionality only available to the administrator. The 
reason for limiting access to these property fields is simply to exercise control over 
the test system. The user may only use the system and may not define any test limits 
and conditions other than those available to him/her. 
 
 
FIGURE 3-8A: ADMINISTRATOR’S PASSWORD PROMPT 
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FIGURE 3-8B: GUI DISPLAYING THE ADMINISTRATOR’S PASSWORD 
PROMPT 
 
All armatures appearing in the list are stored in a sequential file. This sequential file is 
accessed and/or edited when creating the list of armatures that are to be tested, adding 
a new armature to an existing list or deleting an armature from the list. The code 
extract below is responsible for the addition of a new armature to an existing file.  
 
Private Sub Command3_Click() 
If InputBox("Enter Administrators Password", "Administrators Password") = "AdminAutoSun6" Then 
    If (Text4.Text <> "") And (Text5.Text <> "") Then 
        Combo2.AddItem "Armature Name:   " & Text4.Text & "    Number of Bars:   " & Text5.Text 
        Let a = Combo2.ListCount ' used as a record number, 1st item starts at 1 
        Open Default Path & "Arm.TXT" For Append As #1 
        Write #1, Text4.Text, Val(Text5.Text), (a) 
        Let Text4.Text = "" 
        Let Text5.Text = "" 
        Close #1 
    Else 
    MsgBox "Enter new Armature Name and Number of Bars" 
End If 
Else: MsgBox "You are NOT Authorised to perform this action" 
End If 
End Sub 
CODE EXTRACT 3-3: ADD NEW ARMATURE - COMMAND CLICK 
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The destination to which this file is saved is determined by Default Path. This path is 
specified in the Directory Path frame which will be discussed later in this chapter. The 
name of the file, as shown in Code Extract 3-3, is Arm. Data is written to this file 
using the Write statement. The data from the Text4.Text input box, which reflects the 
name of the new armature, the value of the data from the Text5.Text input box, which 
holds the number of bars on the commutator of the new armature, and the value that 
variable ‘a’ holds is written into the file.  
 
The data from the two input text boxes is also displayed in a Combo Box using the 
AddItem method. With reference to Code Extract 3-3,  
 
Let a = Combo2.ListCount 
 
assigns the value representing the number of items presently in the Combo Box to 
variable ‘a’. In this way, the last item added to the list is given the value that 
corresponds to the number of items in the Combo Box. For example, if the sixth 
armature is added to the Combo Box list the value returned by the ListCount method 
will be six.  
 
The value that variable ‘a’ holds is stored with the intention for it to be used as an 
index to access a particular armature and its associated data from the file when 
selected. In this way, each entry into the file is much like a record. When an item 
(armature) is selected from the Combo Box, it already has an index (the ListIndex) 
associated to it by virtue if its place in the Combo Box. This ListIndex is not to be 
confused with the index created when saving the record.  
 
Referring to Code Extract 3-4, when an armature is selected, it’s associated ListIndex 
is written into variable ‘d’, the value in ‘d’ is then incremented by one using Let d = d + 
1. Each entry in the Arm file is read using the Input #1, nam, num, cnt, statement, after 
opening the file using Open DefaultPath & "Arm.TXT" For Input As #1. The value in 
variable ‘cnt’ is compared to that of the value held in variable ‘d’. The reader should 
note that value read into variable ‘cnt’ is the index that was created and assigned to 
variable ‘a’ when saving each record. When the value in variables ‘d’ and ‘cnt’ are 
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the same, the record holding the data for the selected armature has been identified. 
The data string read into ‘nam’ holds the name of the selected armature and the value 
read into the variable ‘num’ is the number of bars on the commutator of the selected 
armature. This value is read into Text Box 7 on the GUI which reflects the number of 
bars that remain to be tested. Each time a reading is taken this value is decremented 
by one until all the bars have been tested. Recall that ‘d’ was incremented.  The 
reason for this is as follows. The ListCount value which was assigned to ‘a’ 
represented the number of items that was presently on the list when the last item was 
stored.  
 
The number system for the ListCount method starts from one. Using the example 
from above, ‘a’ will hold and store the value six for the sixth armature added to the 
list. Now, when selecting an armature, the value from the current ListIndex method 
(held in variable ‘d’) is compared with the value of the stored ListCount method, 
(held in variable ‘cnt’). The ListIndex number system begins from zero. Again using 
the previous example, the sixth item in the Combo Box list will return a ListIndex 
value of five due to the number system starting at zero. So in order for the sixth item 
in the Combo Box list to return a ListIndex of six, the ListIndex value is incremented 
by one. 
 
Private Sub Combo2_Click() 
Dim d As Integer 
Let d = Combo2.ListIndex 
Let d = d + 1 
Open DefaultPath & "Arm.TXT" For Input As #1 
    Do While Not EOF(1) 
    Input #1, nam, num, cnt 
        If cnt = d Then 
        Let Text7.Text = num 
        Let Text6.Text = 0 
        Let Text8.Text = 0 
        Let No_of_Bars = Val(num) 
        End If 
    Loop 
 Close #1 
End Sub 
CODE EXTRACT 3-4: COMBO BOX ARMATURE SELECT - COMMAND CLICK 
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The question that now arises is what happens when an armature (record) is deleted 
from the list? How is the saved index edited? See Code Extract 3-5. 
 
Private Sub Command4_Click() 
If InputBox("Enter Administrators Password", "Administrators Password") = "AdminAutoSun6" Then 
    If MsgBox("Are You Sure That You Want to Delete The Selected Item?", vbYesNo) = vbYes Then 
    Dim c As Integer 
     
        Let b = Combo2.ListIndex  
        Combo2.Clear 
        If Dir(DefaultPath & "Arm.TXT") <> "" Then 
            Open DefaultPath & "Arm.TXT" For Input As #1 
            Open "Del" For Output As #2 
     
                Do While Not EOF(1) 
                  Input #1, nam, num, cnt  
                    If cnt <> (b + 1) Then   
                    Combo2.AddItem "Armature Name:   " & nam & "    Number of Bars:   " & num 
                    Let c = Combo2.ListCount 
                    Write #2, nam, num, c 
                    End If 
                Loop 
            Close #1 
            Close #2 
            Kill DefaultPath & "Arm.TXT" 
            Name "Del" As DefaultPath & "Arm.TXT" 
        Else: MsgBox "No Armature Properties Found" 
        End If 
    End If 
Else: MsgBox "You are NOT Authorised to perform this action" 
End If 
End Sub 
CODE EXTRACT 3-5: CLICK TO REMOVE HIGHLIGHTED ARMATURE - 
COMMAND CLICK 
 
Before clicking on the ‘Click to Remove Highlighted Armature’ button, an armature 
must have already been selected. The delete process is only initiated if the 
administrator’s password has been entered correctly. The process entails opening the 
Arm file to read data, opening a further file named ‘Del’ to write data into, then 
searching for the selected armature (record) and deleting it. Each record is read from 
Arm, its record (variable ‘cnt’) index is compared to the value of ListIndex method 
plus one (variable ‘b’).  
 
If these two variables are not equal then that record is written into the Del file. This 
means that every record except the selected one is copied into the Del file hence, the 
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Del file holds all records except the omitted record. The selected record has been 
deleted from the list. The question still remains, how is the saved index values edited? 
Referring to Code Extract 3-5, the reader will notice that each time a record is copied 
into the Del file, it is copied with a new index using variable ‘c’. 
Let c = Combo2.ListCount 
    Write #2, nam, num, c 
 
The new index associated with each record is the value of the ListCount method for 
the new list being created during the delete process. The original content of the 
Combo Box is deleted and a new list is created using the AddItem method.  As an 
example, if the third item in the old list is to be deleted, items one and two are copied 
into the Del file as their saved index (variable ‘cnt’) is not equal to variable ‘b’.  
 
When copying into the Del file, each item is also added (using the AddItem method) 
to the previously cleared (using the Combo2.Clear statement) ComboBox. Hence the 
stored index value using variable ‘c’ is one for item one, as after this item was added 
to the Combo Box list, the ListCount method returned a value of one. In the same 
way, item two will have an index value of 2. Now, because item three is the item 
selected to be deleted, its saved index (variable ‘cnt’) is equal to variable ‘b’.  
 
When this occurs, the item (item three in this case) is not copied to the Del file, nor is 
it added to the Combo Box list. Hence the Combo Box List still contains two items 
and its current ListCount method value will still be two. When the fourth item is read 
and the index values compared, the values will not be equal. Item four is then added 
to the ComboBox list and also copied into the Del file. Once added to the ComboBox 
list, the ListCount method will return a value of three which is copied into variable ‘c’ 
and saved in the Del file as the new index for the previously known item four, but 
now the current renamed item three.  
 
Hence item four, with an index value of four, from the Arm file is saved as item three 
with an index value of three in the Del file. Each item copied into the Del file from 
this point forward will be saved with a new index. After all the records (except the 
one selected to be deleted) from the Arm file has been copied into the Del file, the 
entire Arm file is deleted using the, 
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Kill DefaultPath & "Arm.TXT" 
 
statement. The Del file is then renamed Arm using, 
 
Name "Del" As DefaultPath & "Arm.TXT" 
 
The new Arm file now contains all items except the one that was selected to be 
deleted. See Figure 3-9 for a flow chart of the delete process. 
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FIGURE 3-9: CLICK TO REMOVE HIGHLIGHTED ARMATURE COMMAND 
CLICK FLOWCHART 
 
3.1.1.3 Job Number Property Frame 
 
FIGURE 3-10: JOB NUMBER PROPERTY INPUT FRAME 
 
It is in this input box that the armature serial number is entered. This serial number is 
reflected in the test report printout and it is also used as a file name under which the 
test results are saved. As will be discussed later in this chapter, tests are saved in files 
bearing the serial numbers of armatures as filenames in order to generate a test history 
for each armature. When a test is carried out on an armature with a file name (serial 
number) which does not appear in the file containing the list of armatures that were 
previously tested, that armature is added to the saved list, i.e. its serial number is 
added to a sequential file named ‘Saved_List’.  
 
A (pp. 48) B (pp. 48) 
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A sequential file bearing the name of the serial number of the armature is also created 
and it is here that the test results are saved. When saving a test for an armature with a 
serial number that already exists the content of the Job Number Property frame is 
compared with the list of serial numbers in the ‘Saved_List’ file.  When a match is 
found that file is opened and the present test details are added to it. If no match is 
found then a new file is created and the name of the file is added to the ‘Saved_List’ 
file.  
 
3.1.1.4 Test Option Property Frame 
 
 
FIGURE 3-11: TEST OPTION PROPERTY FRAME 
 
This property frame allows the user to choose between Automated and Manual 
modes by clicking on the appropriate option. Once a selection is made it is reflected in 
the Test Status property frame, as show on Figure 3-12 below. 
FIGURE 3-12: TEST STATUS PROPERTY FRAME 
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In Automated mode the entire system is enabled. This means that the controller, more 
specifically the Automation Microcontroller (AM), controls the mechanical system 
according to the commands from the GUI and the Communication Microcontroller 
(CM). In Manual mode, the automated control functionality of the system is disabled 
and the AM enters power-down mode. Only the data acquisition, analysis and storage 
functionalities of the system are available to the user. In this mode, the test technician 
is responsible for placing the test probes on the commutator bars and switching the 
test current using a footswitch. On selecting the Manual option, ‘G’ is placed into 
variable Auto_Man, using the statement: 
 
Let Auto_Man = "G" 
 
Auto_Man is read and the ASCII representation of its contents is transmitted to the 
CM when the test settings are being uploaded to the controller. The Load event is 
initiated on clicking the Load button on the GUI. More detailed discussions will 
follow later in this chapter. On selecting the Automated option, ‘g’ is placed into the 
Auto_Man variable.  
 
3.1.1.5 Test Parameter Property Frame 
FIGURE 3-13: TEST PARAMETER PROPERTY FRAME 
 
The Parameter Property Frame is where the user stipulates the allowable percentage 
variance (i.e. percentage difference) of present reading from the reference reading. 
This value is then stored in variable Percentage to be used in the Calculation 
subprogram. Different ranges can be added and removed from the available options 
by the administrator in exactly the same was way as in the Armature Properties 
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Frame. The operation of this frame is identical to  that of Armature Properties Frame 
therefore the author will not enter into a discussion on the operation of this frame. 
 
3.1.1.6 The Date and Time Frames 
 
 
FIGURE 3-14: DATE AND TIME PROPERTY FRAME 
 
These output fields reflect the date of a test and the test duration. On starting the test, 
by clicking the Start button, the date and the current time (Test Started) is uploaded 
from the PC’s internal clock.  
 
'********** load begin time and date******** 
                Let Text11.Text = Space(30) & Date 
                 
                Let Text12.Text = Space(20) & Time 
                timed = Second(Time) 
                timee = Minute(Time) 
                timef = Hour(Time) 
 
CODE EXTRACT 3-6: RECORDING THE TIME WHEN THE TEST WAS 
STARTED. 
 
When a test ends, either naturally (when all the bars have been tested) or unnaturally 
(when an emergency stop has been invoked), the end time of the test (Test Ended) is 
uploaded from the PC’s internal clock. The duration is computed as shown in Code 
Extract 3-7, below. 
 
'*************** Time&Date ************************** 
If Emergency = False Then 
 
Let Text13.Text = Space(20) & Time 
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    timed = Second(Time) - timed 
    If timed < 0 Then 
    timed = 60 + timed 
    timee = timee + 1 
    End If 
 
    timee = Minute(Time) - timee 
    If timee < 0 Then 
    timee = 60 + timee 
    timef = timef + 1 
    End If 
 
    timef = Hour(Time) - timef 
    If timef < 0 Then 
    timed = 24 + timef 
    End If 
    Let Text14.Text = Space(20) & timef & ":" & Space(1) & timee & ":" & 
Space(1) & timed 
End If 
'*************** End Time&Date ************************** 
CODE EXTRACT 3-7: CALCULATION OF THE DURATION OF THE TEST 
 
3.1.2 Test In Progress Fields 
 
3.1.2.1 Fault Log List 
 
The Fault Log list is a list that displays each reading that falls outside the specified 
percentage variance range. It is also the screen that is used to display all relevant test 
information and test history that is retrieved from stored files.  
 
FIGURE 3-15A: THE FAULT LOG SCREEN DISPLAYING PRESENT TEST 
FAULTS 
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Figure 3-15A depicts a typical test fault log. This is what the user will see during the 
test as faults are recorded. Figure 3-15B below, illustrates the same test results that 
has been recalled from a stored file. 
 
 
FIGURE 3-15B: THE FAULT LOG SCREEN DISPLAYING RETRIEVED FILE 
DATA 
 
Figure 3-15B depicts a saved test that has been recalled in order to view the stored 
results. Critical information such as the job (serial) number, the operators name, the 
type of armature (the armature name and the number of bars on the commutator), the 
allowable percentage variance and the date of the test is displayed.  
 
Under ‘Recorded Faults’, each fault is recorded with the following information: the 
number of  the pair of bars on which the fault was recorded, the percentage variance 
from the reference reading, the actual volt-drop reading across the present two bars, 
the actual reference reading and, in the event of an emergency stop, the pair of bars on 
which such a stop was initiated.  
 
3.1.3 The Control Commands 
 
The control commands are used to prompt the controller, and where necessary the 
automated machine, to react to a user initiated event. There are three controls that may 
be used under normal test conditions when none of the system errors have occurred. 
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FIGURE 3-16: CONTROLS FOR NORMAL TEST CONDITIONS 
In the event of an error, the two controls to be used are the Continue After Error Pause 
and the Manual Reading as shown in Figure 3-17A and Figure 3-17B.  On an error 
that requires a manual reading to be taken, i.e. Error1 and Error2, the Manual Reading 
Control is enabled and the Reading Prompt turns green. A red Reading Prompt alerts 
the user that the system is not ready to take a manual reading whilst a green setting 
indicates to the user that the system has been prepared for a manual reading 
procedure. The user clicks on the Manual Reading button on the GUI when the 
reading is about to be taken. Thereafter the user presses a Manual Reading switch 
situated on the automated machine after the test current is switched on and the test 
probes are set in place. The volt-drop reading is then captured and processed. 
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FIGURE 3-17B: ENABLED MANUAL READING CONTROL 
 
Referring to Figure 3-16, the reader will notice that the first button in the Controls 
frame is the Load button and all the other control buttons are disabled. This is to 
ensure that all the data required for a test has been entered correctly in the Test Setup 
Fields as discussed earlier.  
 
Once all the data has been entered the Load button is clicked to upload the applicable 
information to the controller (more specifically the Communications Microcontroller). 
All the input data fields on the GUI are disabled when the Load button is clicked in 
order to ensure that the input setting can not be altered during a test. If any input data 
field has not been completed when the Load button is clicked a message box or an 
input box appears  prompting the user to enter the required data. See Figure 3-18A for 
the flow diagram relating to this process. Once the CM has received the information it 
acknowledges having done so by transmitting the ASCII code for the letter ‘d’ back to 
the GUI.  
 
On receiving this, the Load button is replaced by the Start Button and the Emergency 
Stop Button is enabled as depicted in Figure 3-18B. When the user is ready to begin 
the test the Start button is clicked and ‘A’ is transmitted to the controller to begin. 
When the Start button is clicked it turns green, as shown in Figure 3-18C, and the 
mouse pointer changes to a pointer and hourglass signifying that the test is in 
progress. 
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FIGURE 3-18A: DATA FIELD VERIFICATION PROCEDURE  
 
 
FIGURE 3-18B: START AND EMERGENCY STOP CONTROL ENABLED  
 
  
FIGURE 3-18C: START CONTROL BUTTON CLICKED TO BEGIN TEST 
 
A (pp. 57) 
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After the last pair of bars has been tested the End control button is highlighted in blue 
as shown in Figure 3-19A below. This alerts the user that the test is complete. The 
user must acknowledge this alert by clicking on the End button. The End control is 




FIGURE 3-19A: END CONTROL HIGHLIGHTED BLUE TO ALERT USER 
 
When the End control button is clicked, ‘B’ is transmitted to the controller and the 
End button is highlighted in green to signify the completion of the test.  This signifies 
that the controller has entered powerdown mode and that the data is ready to be 
printed and saved or only saved. Referring to Figure 3-19B, the reader will notice that 
the Print and Save options are now enabled. All the output fields in the Test Status 
Frame and all the input fields in the Test Setup Frame are cleared. Further, all control 
and input buttons, except for the password Enter Button, are disabled. This allows the 
user to begin the next test once a valid password has been entered. 
 




Chapter 3 - Graphic User Interface (GUI) Development 
Mr. S. Matadin    2001 027 41 34 
When the detection unit, containing the test probes and optical sensor, is not raised to 
its initial position within the allocated time Error 4 is invoked and the Continue After 
Error Pause control, The Emergency Stop control as well as the Error 4 status display 
are enabled and highlighted as depicted in Figure 3-20.  
 
The GUI is made aware of this error when the ASCII code for the letter ‘L’ is 
received. When this error occurs the user has to assess the problem and if the fault is 
not serious enough to abandon the test, the user will physically raise the unit to its 
initial position. Once this is done and the user is confident that the error was not due 
to an event that may be recurring, the user will click on the Continue After Error 
Pause control for the test to progress as usual. Once clicked all the control buttons and 
displays that were highlighted and enabled due to the error are disabled and are no 
longer highlighted. If the fault is deemed to be serious and possibly recurring in 
nature the user will then click on the highlighted Emergency Stop control to 
immediately stop the test.    
 
 
FIGURE 3-20: CONTINUE AFTER ERROR PAUSE CONTROL ENABLED FOR 
ERROR 4 
 
The last control featured in the Controls frame is the Emergency Stop button. This 
functionality is enabled as soon as the test is started and remains enabled throughout 
the test. If at any point during the test, for whatsoever reason, the user decides that it 
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is unsafe to continue with the test, an emergency stop can be evoked by clicking on 
the Emergency Stop control button. When clicked, the Emergency Stop control is 
highlighted in red, the End button is enabled and the ASCII code for the Letter ‘F’ is 
transmitted from the GUI to the CM. The CM then Sets (1) P0.5, which is connected 
to the AM P1.5 and P3.2 (External Interrupt 0). When the AM is interrupted due to 
External Interrupt 0 being triggered and P1.5 is High (1), the AM immediately 
initiates an emergency stop. The AM immediately halts the task that was being carried 
out, switches off the Test Current by Clearing (0) P2.7 and safely shuts the system 
down before entering Powerdown mode. The GUI reflects the fact that an Emergency 
Stop was evoked in the Fault Log and waits for the user to click the End button in 
order to end the present test. 
FIGURE 3-21: EMERGENCY STOP EVOKED 
 
3.1.4 Error Status Frame 
 
The Error Status Frame is where errors are reflected as or when they occur. When no 
errors have occurred, the frame looks like Figure 3-22, with each error status display 
being disabled. 
FIGURE 3-22: ERROR STATUS FRAME 
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When an error does occur the appropriate display is highlighted red and is enabled. 
Once the user clicks on the error a display message box pops up informing the user of 
the type of error, the cause, and possible steps to follow. Only once the error has been 
corrected and the controller communicates this to the GUI, will the highlighted 
display be disabled. Each error and flow charts depicting the steps taken when they 
occur will be discussed in detail in detail in Chapter 4. For the purposes of this 
discussion, the author will only concentrate on what events trigger these errors and on 
how the GUI reflects them. 
 
Error 1 occurs when a pair of bars is not detected within an allocated time. The 
controller is responsible for the timing of this process and if the allocated time has 
elapsed before the next pair of bars are detected, the controller transmits the ASCII 
code for the letter ‘J’ to the GUI. When the GUI receives a ‘J’ it immediately enables 
and highlights the Error 1 display as well as the Manual reading control. As 
mentioned earlier, a detailed discussion concerning this, and all the other errors, will 
follow in Chapter 4. See Figure 3-23A for a representation of the Error 1 display. 
When the Error 1 display is clicked the following message appears in a message box: 
"The next pair of bars has not been detected within the allowable period. A Manual Reading must 




FIGURE 3-23A: ERROR 1 DISPLAY 
Error 2 occurs when the detection unit has not been lowered onto the surface of the 
commutator within the allowable time. Here again the controller is responsible for the 
timing of this process and if the allocated time has elapsed before the detection unit 
has been lowered, the controller transmits the ASCII code for the letter ‘m’ to the 
GUI. On receiving this character the GUI highlights Error 2 and enables the Manual 
reading control. 
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FIGURE 3-23B: ERROR 2 DISPLAY 
 
When the Error 2 display is clicked the following message appears in a message box: 
"The Test Probes have not been lowered within the allowable period. A Manual Reading must 
now be taken" 
Error 3 occurs when the test current is switched on for a period longer than a 
predetermined allowable time. In this case the controller transmits the ASCII code for 
the letter ‘L’ to the GUI. Unlike the previous two errors, Error 3 initiates an 
immediate Emergency Stop (by transmitting the ASCII code for the letter ‘F’ to the 
controller) and enables the End control function. The GUI still however highlights 
Error 3 to inform the user that the Emergency Stop was initiated due to Error 3. On 
clicking the Error 3 display the following message appears in a message box: 
"The Test Current has been switched on for too long, and as a safety measure an Emergency 
Stop has been invoked. Please Click End, check the device and Restart the Test" 
FIGURE 3-23C: ERROR 3 DISPLAY AND INVOKED EMERGENCY STOP 
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Error 4 was discussed in the explanation pertaining to the Continue After Error Pause 
Control, but for completeness the author will briefly discuss Error 4 here. 
Error 4 occurs when the detection unit has not been raised to its initial position within 
the allowable time. When the allowable time has elapsed before the detection unit is 
raised to its initial position, the controller transmits the ASCII code for the letter ‘Q’ 
to the GUI. On receiving this the GUI highlights and enables the Error 4 display as 
well as the Continue After Error Pause and Emergency Stop controls as shown in 
Figure 3-20 and Figure 3-23D, below. The user then assesses the fault and elects to 
either continue with the test by clicking on the Continue After Error Pause button or 
stopping the test by clicking on the Emergency Stop button. 
 
 
FIGURE 3-23D: CONTINUE AFTER ERROR PAUSE CONTROL ENABLED FOR 
ERROR 4 
 
3.1.5 Test Status Display 
 
The Status Display is responsible for the summary of the present test at any point in 
time. As can be seen from Figure 3-24, the information displayed includes the number 
of the pair of bars (i.e. first pair, second pair etc) that is currently under test, the 
number of pairs of bars that remains to be tested, the number of faults that were 
logged, the mode that the system is operating in (i.e. manual or automated) and the 
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task that the system is presently performing (i.e. either searching for the next pair of 
bars or taking a reading). 
 
 
FIGURE 3-24: TEST STATUS DISPLAY 
 
3.1.6 Recorded Test Data Option 
 
The user has four options when it comes to the handling of recorded test data. These 
are the print, save, open and delete options. Each will be discussed individually in the 
subsections that follow. Below is a representation of which options are available at 
different stages of the process. 
 
Figure 3-25A depicts the options available after the correct password is entered but 
before a test has started. Figure 3-25B depicts the options available while a test is in 
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FIGURE 3-25: TEST DATA OPTIONS 
 
3.1.6.1 Print Option 
 
A printed test report is useful for three reasons. Firstly, a hard copy of a specific test 
or a test history of an individual armature can be made available. The second reason is 
that a written record travels with the armature after this test so that staff in the next 
stage of the process will have a written record of the test and failures recorded therein. 
The third use for a printed test report is that it aids in accountability, i.e. the technician 
that performs the test can be held accountable for the test and the results as his/her 
name appears in the test report as well as his/her signature acknowledging the faults. 
 
The user may view and print saved test records by opening a specified file using the 
Open button. It is for this reason that the print option is made available to the user 
after the correct password is entered but before a test is started. When Print is clicked, 
all the data contained in the opened file is printed in the format shown in Appendix D. 
If a file was not opened, thus implying that no data is displayed when Print is clicked, 
the following message appears: 
"No Data Available To Print" 
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Once a test is in progress the print option is disabled until the end of the test when it is 
again enabled. Here, when Print is clicked, only the data recorded during the test that 
was just completed is printed in the format shown in Appendix E. One of the main 
features of this new system is the fact that test data can be printed and stored. It is for 
this reason that when the user prints the present test the data is also automatically 
saved in the appropriate file.  
 
3.1.6.2 Save Option 
 
As mentioned above, when a completed test is printed it is also automatically saved 
therefore there is no need to click on the Save button. The Save button is useful when 
the user wishes to only save the present test data without having a printed copy. 
 
A dual sequential file system is used to save a test record. The first sequential file is 
the one used to store the names or serial numbers of the armatures that have been 
tested and saved, in order to generate a list when required. This file is named 
DefaultPath & "Saved_List.TXT" as shown in Code Extract 3-8. DefaultPath is the 
specified location of the file named Saved_List. The above-mentioned list is available 
when the user clicks on the Open or Delete buttons.  
 
The second sequential file is the one in which the test data is saved. The file name is 
the serial number of the armature under test. Each record added to this file has the 
following fields: the serial number of the armature, the name of the test technician, the 
type of armature, the allowable percentage variance specified for the test, the date of 
the test and recorded faults (if any) read by incrementing the index number of the 
Fault Log list and the actual fault logged on that pair of bars. In other words, each 
fault recorded in the Fault Log list is saved in the file with the test parameters and 
identification data fields preceding it. A typical record in the file is found below, 
 
"matadin","sun 04/05","Armature Name:   f   Number of Bars: 50","Percentage Variance:   
20%","2005/05/04","Emergency Stop on Bar 0" 
 
The flow diagram for the Save event is depicted in Figure 3-26 and the code for this 
event is shown in Code Extract 3-8. 
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FIGURE 3-26: SAVE EVENT FLOW DIAGRAM 
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Private Sub Command15_Click() 
Dim Add_Flag As Boolean 
Command14.Enabled = False 
Command15.Enabled = False 
Let Add_Flag = False 
 
Let Save_Test = Text9.Text 
 
If Dir(DefaultPath & "Saved_List.TXT") <> "" Then 
    Open DefaultPath & "Saved_List.TXT" For Input As #7 ' file for the list of all jobs saved 
 
       Do While Not EOF(7) 
        Input #7, Add_list 
            If Add_list = Save_Test Then 
                Let Add_Flag = True 
            End If 
        Loop 
    Close #7 
        If Add_Flag = False Then 
            Let Add_Flag = False ' redundant 
            Open DefaultPath & "Saved_List.TXT" For Append As #7 
            Write #7, Save_Test 
            Close #7 
        End If 
Else 
    Open DefaultPath & "Saved_List.TXT" For Append As #7 
    Write #7, Save_Test 
    Close #7 
End If 
         
    Open DefaultPath & Save_Test For Append As #5 
    Let i = 0 
    Do While i <= (List1.ListCount - 1) 
        Write #5, Text9.Text, Text2.Text, Combo2.List(Combo2.ListIndex),       
          Combo1.List(Combo1.ListIndex), LTrim(Text11.Text), List1.List(i) 
     
        Let i = i + 1 
    Loop 
    Write #5, "End", "xxx", "xxx", "xxx", LTrim(Text11.Text), "End Of Recorded Results" 
    Close #5 
 
End Sub 
CODE EXTRACT 3-8: SAVE - EVENT CLICK 
 
After the last item from the Fault Log has been saved, a record containing ‘xxx’ in the 
user name, armature name and allowable percentage variance fields together with the 
serial number field is saved to indicate the end of a test record. 
 
"End","xxx","xxx","xxx","2005/05/04","End Of Recorded Results" 
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3.1.6.3 Open option 
 
This option is only available to the user after a valid password has been entered. By 
clicking on Open, the user may view any and all saved tests. When clicked an input 
box as shown in Figure 3-27 appears prompting the user to enter the serial number of 
the armature for which the test data is wished to be viewed. When this number has 
been entered all the recorded tests for that serial number i.e. the armature test history, 
are displayed on the Fault Log display.  
FIGURE 3-27: INPUT PROMPT WHEN ‘OPEN’ IS CLICKED 
 
In order to refine the search, for example if a test on a specific date is required, the 
user enters ‘Find’ in the input box. A list of armature serial numbers appears as shown 
in Figure 3-28. This list is generated by reading the ‘Save_List’ file mentioned above. 
FIGURE 3-28: LIST OF SAVED SERIAL NUMBERS 
 
Chapter 3 - Graphic User Interface (GUI) Development 
Mr. S. Matadin    2001 027 41 45 
By clicking on a serial number from this list a search is initiated. This search entails 
the opening of the file with the name matching the selected serial number, in this case 
matadin,  reading through each record and displaying the dates on which tests were 
carried out on that armature, see Code Extract 3-9. All these dates along with a ‘View 
All’ option are displayed in a list box as depicted in Figure 3-29.  
 
On clicking on a specific date the user may view the data recorded in the test (or tests) 
carried out on that armature on the specified date. By clicking on the ‘View All’ 
option a test history containing every test recorded and saved under the specified 
serial number is displayed, see Code Extract 3-10A and Code Extract 3-10B. The user 
clicks on the Exit button provided to exit from the Open procedure at any time. 
 
Private Sub List2_Click() 
Let Save_Test = List2.Text 
List1.Clear 
Let Dspl_Date = "" 
List4.Clear 
List4.AddItem "View All" 
Open DefaultPath & Save_Test For Input As #5 
    Do While Not EOF(5) 
    Input #5, aa, bb, cc, dd, ee, ff 
        If (Dspl_Date <> ee) And (bb <> "xxx") Then 
            List4.AddItem LTrim(ee) 
            Let Dspl_Date = ee 
        End If 
    Loop 
    If List4.ListCount = 1 Then 
    MsgBox "There are no items to View" 
    List4.Clear 
    Else 
    List4.Visible = True 




CODE EXTRACT 3-9: GENERATION OF A LIST OF DATES FOR A SPECIFIED 
SERIAL NUMBER 
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FIGURE 3-29: LIST OF TEST DATES FOR A SPECIFIED ARMATURE SERIAL 
NUMBER 
 
Private Sub List4_Click() 
List1.Clear 
Let Test_Date = List4.Text 
Call FopenSub 
List2.Visible = False 
List4.Visible = False 
Command33.Visible = False 
End Sub 
 
CODE EXTRACT 3-10A: EVENT CLICK – ON THE DATE LIST 
 
Public Sub FopenSub() 
 
    If Test_Date = "View All" Then 
            Open DefaultPath & Save_Test For Input As #5 
                Let j = False 
                Do While Not EOF(5) 
                    Input #5, aa, bb, cc, dd, ee, ff 
                        If j = False Then 
                            List1.AddItem "Job Number:  " & aa 
                            List1.AddItem "Operator's Name:  " & bb 
                            List1.AddItem cc 
                            List1.AddItem dd 
                            List1.AddItem "Date:  " & LTrim(ee) 
                            List1.AddItem "" 
                            List1.AddItem "Recorded Faults " 
                            List1.AddItem "" 
                            List1.AddItem ff 
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                            Let j = True 
                        Else 
                            List1.AddItem ff 
                                If aa = "End" Then 
                                Let j = False 
                                List1.AddItem "" 
                                List1.AddItem "" 
                                End If 
                        End If 
                Loop 
                Close #5 
    Else 
        Open DefaultPath & Save_Test For Input As #5 
                Let j = False 
                Do While Not EOF(5) 
                    Input #5, aa, bb, cc, dd, ee, ff 
                       If (Test_Date = LTrim(ee)) Then 
                          
                            If j = False Then 
                                List1.AddItem "Job Number:  " & aa 
                                List1.AddItem "Operator's Name:  " & bb 
                                List1.AddItem cc 
                                List1.AddItem dd 
                                List1.AddItem "Date:  " & LTrim(ee) 
                                List1.AddItem "" 
                                List1.AddItem "Recorded Faults " 
                                List1.AddItem "" 
                                List1.AddItem ff 
                                Let j = True 
                            'End If 
                            Else 
                                List1.AddItem ff 
                                    If aa = "End" Then 'xxx (or End) signals end of a test and all the fields for     
                the next test has to be printed 
                                    Let j = False 
                                    List1.AddItem "" 
                                    List1.AddItem "" 
                                    End If 
                            End If 
                        End If 
                Loop 
        Close #5 
   End If 
'*********************************************************************** 
'aa is the Job No field 
'bb is the Operators Name field 
'cc is the Armature Selection field 
'dd is the Percentange Variance field 
'ee is the Date field 
'ff is the Recorded Faults field 
'*********************************************************************** 
End Sub 
CODE EXTRACT 3-10B: FOPEN SUBPROGRAM CALLED IN CODE        
EXTRACT 3-10A 
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3.1.6.4 Delete Option 
 
The delete option allows a user with administrative rights to delete a file with a 
specified serial number. When an armature is discarded it may be decided that the 
history of that armature is no longer relevant however, the opposite may also be true. 
The relevance of the history of a discarded armature can only be decided by the 
workshop management and maintenance engineers. 
 
The Delete option works in much the same way as the Open option.  All the records 
with the specified serial number are located when that serial number is entered into 
the input box prompt or, a list containing all the saved serial numbers is generated 
when “Find” is entered into the input box as depicted in Figure 3-30. The difference 
however is when the Delete button is clicked, the GUI requests the Administrator’s 
password.  If the password is entered correctly and a serial number is selected the GUI 
will ensure that the user is sure of his decision by prompting a response using a pop 
up box as shown in Figure 3-31. 
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FIGURE 3-31: POP UP PROMPT ON SELECTING AN ITEM TO BE DELETED 
 
If Yes is selected by the user the deletion process is initiated. This process entails the 
removal of the selected serial number from the sequential file that generates the list of 
saved serial numbers, i.e. "Saved_List.TXT", as well as removing the file that 
contains the test history saved under the name of the selected serial number. 
Removing the selected item from the "Saved_List.TXT" file is accomplished by 
reading this file and copying all items except the one selected into another file, in this 
case "Saved_List_Del".   At the end of this process, "Saved_List.TXT" is deleted 
and "Saved_List_Del" is renamed as "Saved_List.TXT". 
To delete the file containing the test history the following statement: 
 
Kill (DefaultPath & Save_Test) 
 
is used to remove the file with the name stored in Save_Test (which is the serial 
number of the selected item) using DefaultPath to locate it. See Figure 3-32, Code 
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FIGURE 3-32: DELETE PROCESS FLOW DIAGRAM 
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Private Sub Command32_GotFocus() 
If Form3.AdminPasswordFlag = True Then 
Let Form3.AdminPasswordFlag = False 
Save_Test = InputBox("Enter File Name", "Delete file") 
    If Save_Test <> "" Then 
        If Save_Test <> "Find" Then 
             
            If Dir(DefaultPath & Save_Test) <> "" Then 
                Open DefaultPath & Save_Test For Input As #5 
                    If MsgBox("Are You Sure That You Want to Delete The Selected Item?", vbYesNo,      
 "Confirm Delete") = vbYes Then 
                    Call Delete 
                    End If 
                Close #5 
                 
            Else: MsgBox " File Does Not Exist", vbOKOnly, "Data Error" 
            End If 
        Else 
        If Dir(DefaultPath & "Saved_List.TXT") <> "" Then 
        Open DefaultPath & "Saved_List.TXT" For Input As #7 
        List3.Clear 
            Let Del_Hold = "" 
                Do While Not EOF(7) 
                Input #7, Delx 
                    If Del_Hold <> Delx Then 
                    List3.AddItem Delx 
                    Let Del_Hold = Delx 
                    End If 
                Loop 
                    If List3.ListCount <> 0 Then 
                    List3.Visible = True 
                    Command34.Visible = True 
                    Else 
                    MsgBox "There Are No Tests To View", vbOKOnly, "Data Error" 
                    End If 
             Close #7 
        Else: MsgBox "There Are No Tests To View", vbOKOnly, "Data Error" 
        End If 
         
        End If 
    Else: MsgBox "Job Number Not Entered", vbOKOnly, "Enter Data" 
    End If 
'Else 
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Public Sub Delete() 
If Dir(DefaultPath & "Saved_List.TXT") <> "" Then 
Open DefaultPath & "Saved_List.TXT" For Input As #7 
    Open "Saved_List_Del" For Output As #8 
        Do While Not EOF(7) 
        Input #7, look 
            If Save_Test <> look Then 
                Write #8, look 
            End If 
        Loop 
            Close #7 
            Close #8 
            Kill DefaultPath & "Saved_List.TXT" 
            Name "Saved_List_Del" As DefaultPath & "Saved_List.TXT" 
Else:  MsgBox "File Does Not Exist" 
End If 
If Dir(DefaultPath & Save_Test) <> "" Then 
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3.1.7 Directory Path Specification 
 
The Directory Path specifies the location where all files generated and accessed by 
the GUI are saved. This location is copied into the variable DefaultPath which precedes 
the file name. Using DefaultPath files can be saved on the local hard drive, written to 
removable data storage devices or, by mapping a network drive, files can be stored in 
allocated locations on the network.  
 
The Directory Path settings can be viewed and reset via the Directory Path frame. The 
Directory Path frame is made visible by clicking on the View Setting button found on 
the View/Change Directory Path Settings Frame. The user can return to the 
View/Change Directory Path Settings Frame from the Directory Path Frame by 
clicking on the Exit Settings button. See Figure 3-33A and Figure 3-33B. 
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FIGURE 3-33B: DIRECTORY PATH SPECIFICATION 
 
Visual Basic provides a simple approach for displaying drives, directories and files. 
All of these can be viewed using, 
Private Sub Drive1_Change() 
Let Dir1.Path = Drive1.Drive 
End Sub 
 
to display directories in the selected drive and  
Private Sub Dir1_Change() 
Let File1.Path = Dir1.Path 
End Sub 
to display files in the selected directory. 
 
The Default Path can only be set or changed by an administrator. A directory path is 
selected using the drive, directory and file input boxes. The administrator then clicks 
on ‘View Selected Path’ to verify that this is the correct selected destination. When 
satisfied with the selected path the administrator clicks on Change Default Path. An 
input box, which prompts the administrator for the administrator’s password, appears 
and if the correct password is entered, the selected path is saved as the new default 
directory path.  
 
The default path can also be viewed by clicking on the ‘View Default Path’ button. 
The Default Path setting is dynamic (i.e. it can be changed when required and is not 
hard-coded) and points to the location in memory in which data can be saved. The 
Default Path itself also has to be saved in a file so that it can be referred to whenever 
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the default path is required. The location of this file however, is static i.e. it is hard-
coded and cannot be changed by the user nor the administrator.  
 
The name and location of this file is SavePath and "C:\Program Files\SavePath" 
respectively. When the GUI is loaded for use each time it is initiated, the Form_Load 
procedure opens the SavePath file and copies its contents into the Default Path 
variable.  See Code Extract 3-12. This is carried out on the onset of a test so that the 
Default Path variable can be accessed whenever the path is required instead of 
opening, reading and closing a sequential file each time it is required. 
 
If Dir("C:\Program Files\SavePath") <> "" Then 
    Open "C:\Program Files\SavePath" For Input As #10 
    Input #10, DefaultPath ' holds the path to the saved files 
    Close #10 
Else 
    MsgBox "Default Path is Not Valid, it has been changed" 
                                               Command17.Enabled = False 
End If 
 
CODE EXTRACT 3-12: INITIALISING THE DEFAULT DATA PATH 
 
3.1.8 Exit Command 
 
The exit command allows the user to exit from the GUI before a test is started or after 
the test has ended. The Exit functionality is disabled during a test. 
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3.2 Percentage Variance Calculation. 
 
All the literature in this chapter thus far has concentrated on the activities of the GUI 
when being prompted by a user or the controller and the output commands or signals 
that are transmitted by the GUI to the controller based on the data received and 
calculations carried out by the GUI. One such calculation is carried out when the GUI 
receives the test data from the Analogue-to-Digital converter (ADC) via the CM. This  
is the calculation of the percentage variance of the present reading from the stored 
reference reading. This is arguably the most critical calculation as the need for the 
entire project has evolved around it. Referring to Code Extract 3-13, the author will 
discuss this subprogram in as much detail as possible. 
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Start
Let voltage resolution,  
 ActVolReadRes = (4.096 / 65536) 
 
StnBit_WD = ((High_Byte x 256) + Low_Byte) 
 
 
Let the actual acquired volt-drop value,  
ActVolRead = (StnBit_WD x  ActVolReadRes)
Let the actual acquired volt-drop value (With 
Gain), mVActVolRead = (ActVolRead / Gain)
If Initial_Count = 0 
Then set StnBit_WD as the reference value. 
Let Reference = StnBit_WD 
 
Let ActReference = (Reference x ActVolReadRes)   
Let mVActReference = (ActReference / Gain) 
Calculate the % variance of the present reading from the reference reading  
Current_Variance = (((Abs(StnBit_WD - Reference)) / Reference) * 100)
Is the  
present % variance greater 
than the predefined allowable 
variance? i.e. is 
Current_Variance > 
Percentage?
Log the Fault as well as 
the actual readings 
acquired







A (pp. 84) 
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Transmit the respective prompt to the 
controller on order to inform it that 
reading and calculation process is 
complete
Is  
Initial_Count = 6 
And 
Text8.Text = 5 
?
Reset the reference value to the 
presently acquired value. 
Let Reference = StnBit_WD 
Reset all bar count variables, fault 
log properties & displays. 
Record the fact that the reference 






FIGURE 3-35: FLOW DIAGRAM FOR THE CALCULATION SUBPROGRAM 
 
Public Sub Calculation() 
 
Picture8.BackColor = QBColor(4) 
Picture9.BackColor = &H8000000F 
 
StnBit_WD = ((High_Byte * 256) + Low_Byte) 
 
'*******************Actual Voltage Reading****************** 
Let ActVolReadRes = (4.096 / 65536) 
Let ActVolRead = (StnBit_WD * ActVolReadRes) 
Let mVActVolRead = (ActVolRead / Gain) 
 
'*******************End Actual Voltage reagings************* 
 
' set Reference value on first reading 
If Initial_Count = 0 Then 
    Let Reference = StnBit_WD 
    Let ActReference = (Reference * ActVolReadRes) 
    Let mVActReference = (ActReference / Gain) 
End If 
 
If Reference <> 0 Then ' checking if reference value = 0 
 
' calc variance of current reading 
    If Initial_Count > 0 Then 
A (pp. 83) 
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    Current_Variance = (((Abs(StnBit_WD - Reference)) / Reference) * 100) 
    End If 
    ' compare to selected % variance and log if a fault 
    If (Current_Variance > Percentage) Then 
    List1.AddItem "Fault on Bar:  " & Text6.Text & ",    Percentage Variance = " &        
  "Current_Variance & ",    Segment Reading: " & ActVolRead & "V" &  
  ",    Reference Reading: " & ActReference & "V" 
  
    Let Text8.Text = Val(Text8.Text) + 1 
    End If 
    'end current reading and comparison 
     
            Command9.Enabled = False 'disables man reading but and dsply 
            Frame20.Enabled = False 
            Picture5.BackColor = QBColor(12) ' 
            Frame21.Enabled = False 
             
            Let Command10.Enabled = False ' error1 
            Command10.BackColor = &H8000000F 
            Frame14.ForeColor = &H80000012 
            Frame14.FontSize = 8 
            Frame14.FontBold = False 
             
            Let Command11.Enabled = False ' error2 
            Command11.BackColor = &H8000000F 
            Frame16.ForeColor = &H80000012 
            Frame16.FontSize = 8 
            Frame16.FontBold = False 
             
            MSComm1.Output = "E" ' to microcontroller 
             
            Picture8.BackColor = &H8000000F 
            Picture9.BackColor = QBColor(10) 
             
     
    ' checking the 1st 5 readings to see if the ref reading is from a fault bar. 
     
    Let Initial_Count = Initial_Count + 1 
     
        If (Initial_Count = 6) And (Val(Text8.Text) = 5) Then 
        Let Reference = StnBit_WD 
        Let ActReference = (Reference * ActVolReadRes) 
        Let mVActReference = (ActReference / 1000 
        Let Text8.Text = "" 
        Let No_of_Bars = ((Val(Text6.Text) + Val(Text7.Text)) - 1) 
        Let Text7.Text = No_of_Bars 
        Let Text6.Text = 1 
        Let Initial_Error = True ' flag to indicate Ref value error. 
        List1.FontBold = True 
        List1.AddItem "Test Restarted, Bar 5 is reset as the Initial (First) Bar!" 
        List1.FontBold = False 
        End If 
 
     
Else 
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MsgBox " The Recorded reference value is 0 Volts & is therefore not Valid. Please Restart this  




CODE EXTRACT 3-13: CALCULATION SUBPROGRAM 
 
This subprogram has two objectives; the first is to calculate the percentage variance of 
a present reading from the reference reading whilst the second objective is centered 
around the reference reading itself. Consider this, what if the reference reading is in 
fact a fault reading, i.e. what if the reference reading is the reading across an open or 
short circuit or a damaged winding on the armature? The first step would be to check 
if the first reading recorded is very close or equal to zero volts.  
 
This would indicate a short circuit and this value will therefore not be stored as a 
reference value. A true open circuit would be indicated by a reading that is very close 
or equal to the supply voltage. But the supply voltage and current is not the same for 
every type of armature tested due to the armature characteristics as well as the arc 
length between the test current supply probes on the commutator. Also considering 
that damaged and potentially problematic windings also have to be detected, there is 
no clear cut value that can be used to reject a reference reading (that is other than the 
reading for a short circuit). In order to detect that the reference value being used is 
indeed a value that was recorded on a fault winding, the GUI performs a check after 
the first five readings  taken, after the reference reading.  
 
This essentially means that this check is carried out on the sixth reading captured. 
Variable Initial Count keeps track of the number of readings taken and by recalling an 
earlier discussion regarding the Test Status display, the reader will remember that the 
number of faults recorded is displayed in a text box (Text8).  Noting this, and as 
shown in Code Extract 3-13, in the event that the value in Initial Count is six and the 
value of Text8 is five,  
 
If (Initial_Count = 6) And (Val(Text8.Text) = 5) Then 
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this event will indicate that five (5) faults have been logged immediately after the 
reference value was set.  
 
If such an event occurs, the GUI will conclude that based on the last five captured 
readings, the reference value was set on a fault or damaged winding reading. The 
reference value is then reset to that of the value recorded on the present bar (which 
will be the sixth bar). The values in the Test Status display as well as the variables 
that hold the values that reflect the number of bars that remain to be tested and the bar 
presently under test, are also adjusted appropriately to reflect this change. The test is 
reset on the sixth bar and continues as normal from that point forward.  
 
For all of the above to occur the data transmitted from the controller has to be 
converted, manipulated and passed through mathematical formulae in order to obtain 
usable values that can be compared, displayed and stored. The following discussion 
will cover the manner in which this is done. Recall, that ASCII codes are transmitted 
by the controller. These ASCII codes are then converted into their associated 
numerical values in the OnComm procedure using the Visual Basic Asc function, as 
shown below, 
Low_Byte = Asc(SerIn) 
and, 
High_Byte = Asc(SerIn) 
 
When the calculation subprogram is called by the OnComm procedure, the Low_Byte 
and High_Byte variables already contain the required numerical values. The first step 
in the calculation subprogram is to convert these two bytes of data into the original 
sixteen (16) bit word that was present in the ADC register before its transmission as 
two separate bytes to the CM. This is accomplished using: 
 
StnBit_WD = ((High_Byte * 256) + Low_Byte) 
 
Once the sixteen-bit word has been realised, it is then necessary to calculate the actual 
voltage that this word represents. This is accomplished by dividing the ADC reference 
value (which is also the maximum input ADC voltage) by the sixteen-bit word when 
each bit is equal to 1 (i.e. 1111 1111 1111 1111 which equals 65536). By doing this, 
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the voltage-per-bit value is obtained, or the resolution in volts (stored in variable 
ActVolReadRes). With an ADC internal VRef of 4.096V and sixteen bit resolution, the 
smallest voltage increment that the input signal can broken down into is: 
 
Resolution in Volts = 4.096 / 65536 =  62.5µV 
 
This value is then multiplied by the value of the sixteen-bit word that was captured 
(StnBit_WD) to produce the actual voltage associated with the sixteen bit word. This 
actual voltage is then stored in variable, ActVolRead. Furthermore, the actual voltage is 
divided by the analogue gain to obtain the true voltage reading that is present on the 
bars before the analogue gain. Note that the variable named “Gain” holds the value of 
the analogue gain as set using the Instrumentation Amplifiers external gain resistor 
RG.  
 
Let ActVolReadRes = (4.096 / 65536) 
Let ActVolRead = (StnBit_WD * ActVolReadRes) 
Let mVActVolRead = (ActVolRead / Gain) 
 
For the calculation of the percentage variance however, these actual voltage values 
are not used. The percentage variance is calculated using the numerical value of the 
sixteen bit words that are stored in variable StnBit_WD (which holds the value of 
present reading) and in variable Reference (which holds the value of the reference 
reading). This is done in order to use values as close to the original recorded values as 
possible and to decrease the probability of any errors that may arise by using values 
that have been rounded off. The equation below is responsible for the calculation of 
the percentage variance of the present reading from the reference reading. 
 
Current Variance = (((Abs(StnBit_WD - Reference)) / Reference) * 100) 
 
Abs is a Visual Basic function that produces the absolute value of a mathematical 
calculation. Here it is used to provide the absolute value for the difference between 
the present reading value (StnBit_WD) and the reference reading value (Reference), as 
either value may greater than the other for any reading taken. This value is then 
divided by the reference value and multiplied by a hundred to obtain the percentage 
variance. 
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The next step is to compare the percentage variance value (Current Variance) to the 
allowable or pre-selected percentage variance that was selected by the user. Recall 
that this pre-selected percentage variance is stored in variable, Percentage.  
 
    If (Current_Variance > Percentage) Then 
    List1.AddItem "Fault on Bar:  " & Text6.Text & ",    Percentage Variance = " &        
  "Current_Variance & ",    Segment Reading: " & ActVolRead & "V" &  
  ",    Reference Reading: " & ActReference & "V"  
    Let Text8.Text = Val(Text8.Text) + 1 
    End If 
 
The statements above show the comparison of the two values. In the instance where 
Current Variance is greater than Percentage, a fault will be recorded in the Fault Log 
display. 
 
Another subprogram that is executed on every bar is the calculation of the number of 
bars that remain to be tested. The Bar_count subprogram decrements the number of 
bars remaining to be tested (stored in variable No_of_Bars) by one each time the 
controller transmits an increment prompt (ASCII code for the letter ‘I’). This 
increment prompt is transmitted by the controller before the rotation of the armature 
under test is initiated hence the total number of bars is decremented before the very 
first rotation.  
 
With this in mind, the reader will follow that when the increment signal is transmitted 
by the controller before the last pair of bars is tested, the decremented value in 
Bar_count will be zero. After the last pair of bars has been tested and when the 
controller next sends an ‘I’ the decremented value will be less than one.  It is at this 
point that the GUI signals to controller that the last bar has been tested and that the 
test must now end.  
 
The prompt to the CM that signals that the last bar has been tested is the ASCII code 
for the letter ‘P’. For every increment signal received by the GUI before the last one, 
the ASCII code for the letter ‘p’ is transmitted to the controller to indicate the last bar 
has not been tested and that rotation should be initiated. See Code Extract 3-14. 
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Public Sub Bar_count() 
Let No_of_Bars = No_of_Bars - 1 
If No_of_Bars < 0 Then ' <0 cos for the last bar this variable = 0 
MSComm1.Output = "P" 
Command6.BackColor = QBColor(9) 
Command5.BackColor = &H8000000F 
Command6.Enabled = True 
Else 
MSComm1.Output = "p" 
Let Text7.Text = No_of_Bars 




CODE EXTRACT 3-14: BAR_COUNT SUBPROGRAM 
 
3.3 The Remote Graphic User Interface (RGUI) 
 
The Remote Graphic User Interface is used by authorised users in remote locations to 
view test records via the network, see Appendix F for a true representation of the 
RGUI and Appendix G for a printout of the associated code. The RGUI can only 
access information when the test station GUI stores data in a location on the network 
by mapping the network as a drive. The Default Path that is set on the RGUI must be 
the same as that of the GUI on the workshop floor. The RGUI only allows users to 
read and print information from saved files. Note that the format in which test data is 
displayed is exactly the same as the format in which the GUI displays retrieved file 
data as shown in Figure 3-37A and Figure 3-37B. 
 
The user cannot edit, replace or delete files from remote location. The RGUI contains 
three fields, namely the Search Information field, Data Display field and Directory 
path field. The inputs and button prompts are much the same as those on the test 
station GUI. They carry out the same functions and operate in the exact same way. 
The only variation from the test station GUI is the File Names and Refined Search – 
Dates display lists. The File Names list and contents is the same as the list that 
appears on the test station GUI when the Open button is clicked. In the RGUI this list 
box is permanently displayed.  
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The Refined Search – Dates list and contents is the same as the list that appears when 
a serial number is clicked on in the serial number list on the GUI. Here as well, the 
difference is that this list box is permanently displayed on the RGUI. As in the GUI, 
when Open is clicked, an input box appears prompting the user to enter a serial 
number. If a valid serial number is entered all test results for that serial number will 
be displayed in the Data Display screen. If ‘Find’ is entered into the input box all the 
serial numbers of armatures are displayed on the RGUI in the File Names list.  
 
Upon clicking on an item from this list, all dates on which tests were carried out on 
the selected armature as well as a ‘View All’ option appears in the Refined Search – 
Dates list. By clicking on a specific date the results of test(s) carried out on that date 
will be displayed in the Data Display screen. If ‘View All’ is selected, results of all 
tests carried out on the selected armature are displayed. All other functionalities that 
are available on the RGUI operate in the same manner as those on the GUI. 
 
 
FIGURE 3-36: REMOTE GRAPHIC USER INTERFACE (RGUI) 
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FIGURE 3-37A: REMOTE GRAPHIC USER INTERFACE (RGUI) DATA DISPLAY  
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Chapter 4 
Microcontrollers and Embedded Programming 
 
In this chapter the author will discuss the core of the controller. This core comprises a 
pair of microcontrollers that communicate with each other via their port pins in order 
to perform the appropriate physical tasks, at the precise time, based on information 
received from the GUI and transducers on the automated machine i.e. the Physical 
Test Station. Both are AT89S51 microcontrollers and are enhanced derivatives of the 
8051 family. These microcontrollers were chosen on the basis of them having the 
following essential features: four eight pin input/output ports, 4K bytes of Flash 
memory, two external interrupts, two sixteen bit timers and a full duplex UART serial 
channel. For further information on this microcontroller, see Appendix H for a 
comprehensive datasheet. 
 
A microcontroller is the bridge between software instructions (commands) and 
electrical hardware. Programs written in C, Assembly or any other compiler 
compatible language are compiled and assembled, and stored in microcontroller 
memory which currently is most likely to be EEPROM technology. The speed at 
which these programs are stepped through (or executed) is dependent on the length of 
time that one machine cycle takes to execute and the number of machine cycles that 
are required for each instruction to execute. Depending on the instruction, data is 
either processed or input and output ports are addressed to either read signals or 
produce signals from or to interfacing electrical hardware.  
 
The length of time that one machine cycle takes to execute depends on the frequency 
of the oscillator that provides the clocking source for the microcontroller. This design 
is not time critical which means that commands based on processed information did 
not have to execute at a very rapid rate. It is for this reason that a 12MHz quartz 
crystal was chosen to drive the on-chip oscillator resulting in a machine cycle of one 
microsecond (1µs) duration.  The tasks performed by these microcontrollers do not 
involve complex mathematical calculations or algorithms. It is for this reason that 
code was written in assembly language as opposed to a higher level programming 
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language. The advantages that assembly language have over higher level languages 
for these types of applications (bit manipulation, logic operations and input/output 
port interaction) are execution speed and the efficient use of program memory space. 
The Acebus development environment was used to develop and simulate the code for 
both microcontrollers. This tool allows the developer to write, assemble, simulate and 
debug code written in assembly language. In the simulation environment code can be 
stepped through line-by-line and the changes in the respective registers, special 
function registers, input/output ports etc. are reflected accordingly. See Figure 4-1A 
and Figure 4-1bB for a screen captures of the Acebus development environment and 
Appendix I for a labeled representation of the development environment. 
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FIGURE 4-1B: SCREEN CAPTURE OF THE ACEBUS DEVELOPMENT 
ENVIRONMENT IN SIMULATION MODE 
 
Each microcontroller has a specific function, one being communication and 
acquisition of data, as preformed by the Communication Microcontroller (CM) and 
the other being the control of the automation tasks, as performed by the Automation 
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4.1 The Communication Microcontroller 
 
The Communication microcontroller communicates with the GUI via its onboard 
serial port and with the Automation Microcontroller and the Analogue-to-Digital 
Converter (ADC) via its input/output pins (I/O pins).  
 
FIGURE 4-2: SYSTEM BLOCK DIAGRAM 
 
The function of the CM includes the transmission and reception of  prompts to and 
from the GUI, the control of the ADC, the capture of data (high and low bytes) and 
storage thereof in two registers in its memory and the transmission of this data to the 
GUI for analysis. When the analysis is complete the GUI prompts the CM which in 
turn signals the AM to continue with the test.  
 
While the AM is in control it communicates with the CM in the event of any system 
errors. If no errors occur, the AM will hand over control to the CM in order for the 
CM to take the volt-drop readings after the test current has been switched on and the 
test probes have been lowered onto the bars of the commutator. These readings are 
then transmitted to the GUI and so the process continues until the last pair of bars has 
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Is this the first pair of 
bars to be tested?
Send the Increment 
prompt to the GUI by 
transmitting "I"
Is P2.3 set? 
i.e. Has the increment 
pulse from the AM 
been received?
Send the Increment 
prompt to the GUI by 
transmitting "I"
Has  
the Last Bar Prompt, 
"P", been received 
from the GUI?






"p" received. Instruct the 
AM to begin the rotation of 
the armature under test. 
(Set P0.0)
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(P2.2)
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Transmit data to the GUI
Has  
the Continue After 
Reading prompt, 





FIGURE 4-3: FLOW DIAGRAM FOR THE COMMUNICATIONS 
MICROCONTROLLER 
 
On power up the CM initialises the ADC (i.e. the MAX 1166). Referring to the MAX 
1166 datasheet, included as Appendix J, the ADC manufacturer’s application 
information found on page 9 suggests that a ‘dummy’ conversion should be run in 
order to put the ADC in a known state after powering up from shut down. The CM 
then waits for the GUI to transmit a “Status: Ready” prompt, i.e. the ASCII code for 
the letter ‘A’. When this has been received the CM transmits ‘b’ to the GUI to request 
the mode of operation in which the test is to be run. If a ‘G’ is received then the test is 
to be run in manual mode, the CM then informs the AM of this by Clearing (0) the 
CM P0.6 so that the AM can enter Powerdown mode.  
 
The CM notes that the test is being run in manual mode by setting flag 04H in the bit 
addressable ram. This flag is tested in the CM Reading Subroutine in order to 
establish whether communication with the AM should be attempted. Recalling that 
AM is in Powerdown mode during a manual test any attempt by the CM to 
communicate with the AM will be futile and will ultimately leave the CM in a 
continuous wait loop as it will be waiting for communication signals from the AM 
that will never arrive. When flag 04H is tested in the Reading Subroutine and is found 
to be Set (1), the CM will not attempt to communicate with the AM as the test is 
B (pp. 98) C (pp. 98) 
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being run in manual mode. However, if this flag is tested and is found to be Low (0) 
the CM will establish communication with the AM as the test will be running in 
automated mode. If a ‘g’ is received the test will be run in the automated mode. The 
AM will be informed of this by Setting (1) the CM P0.6. Once the CM captures the 
mode of operation it transmits a ‘d’ to the GUI to indicate that it is ready to begin the 
test. Recalling the discussion on the GUI Start control, it is after receiving the ‘d’ that 
the Start Button is enabled. On clicking the Start button an ‘A’ is transmitted by the 
GUI. On receiving this prompt (‘A’) the controller begins the test.  
 
For the first pair of bars to be tested the CM transmits an increment prompt to the 
GUI, the ASCII code for the letter ‘I’ without waiting for an increment signal from 
the AM. However, after the first pair of bars has been tested, the CM will wait for the 
increment signal from the AM before transmitting the ‘I’ prompt to the GUI. The 
increment signal from the AM is signaled by setting its output P0.0, High (logic level 
1). See Appendix K for a complete list of Input/Output port utilisations for both 
microcontrollers.  
 
The input P2.3 of the CM which is directly connected to P0.0 of the AM is then also 
read as a High. This High state on the CM input pin is recognised as an increment 
signal from the AM. This signal from the AM serves to inform the GUI, via the CM, 
that the system is ready to test the next pair of bars. When the increment prompt is 
transmitted to the GUI, the Bar_count subroutine is called in order to ascertain 
whether the last pair of bars has been tested. If it has been tested, the GUI transmits a 
‘P’ to the CM to acknowledge that the test has been completed. On receiving this 
prompt the CM in turn informs the AM that the test is over and that Powerdown mode 
should be entered into. After verifying that the AM has received the command to 
enter Powerdown the CM itself enters Powerdown.  
 
Note that in manual mode, the CM does not read an increment pulse from the AM as 
the AM is in Powerdown mode. An increment signal is generated by the user pressing 
on a switch that is connected to P3.6 which sends the increment prompt to the GUI.  
 
The end of a test is signaled by the reception of a ‘B’ prompt from the GUI. This 
prompt is transmitted when the END control button is clicked on the GUI. The 
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prompt ‘B’ is transmitted regardless of the mode in which the test has been run. 
However, in the automated mode the CM does not wait for the receipt of this prompt 
to enter Powerdown as it is already aware of the end of the test due to the AM 
increment signal and the GUI Bar_count subroutine. 
 
If the last pair of bars has not yet been tested, the GUI transmits ‘p’. When the CM 
receives this signal it instructs the AM to begin the rotation of the armature under test 
by setting P0.0 High. The CM now waits for the AM to detect the next pair of bars, 
stop the armature rotation, switch on the test current and lower the test probes onto the 
detected bars. Once the AM receives a signal from the detection unit indicating that 
the test probes are on the commutator it signals the CM to take a reading. When the 
CM reads P2.2 as a High it calls the subroutine that captures the volt-drop reading for 
the pair of bars under test. This subroutine will be discussed in detail later in this 
chapter. The captured data is stored as a High byte and Low Byte in two registers in 
the CM memory (RAM). The CM then transmits each byte to the GUI where it is 
analysed. Upon completion of the calculation and the analysis process by the GUI, the 
GUI transmits an ASCII ‘E’ to the CM. This prompt serves to inform the CM that the 
data has been analysed and that the GUI is ready to proceed to the next pair of bars.  
 
It should be noted here that as an additional feature, one hundred consecutive 
readings are captured at 1000µs intervals and averaged for each pair of bars. The 
CM and GUI Reading Subroutines were therefore modified to enable this 
functionality. The details and discussion offered in this chapter are aimed at 
providing an understanding of the basic features and concepts before the more 
complex additional features are discussed in Chapter 6.  
 
On receiving this prompt, the CM informs the AM that it too is ready to proceed to 
the next pair of bars by setting its P0.7 High (1). On receiving a High on P1.7, the AM 
confirms that it is ready to proceed to the next pair of bars by setting its P0.1 High (1) 
which is the increment signal that the CM reads on its P2.3. When P2.3 is read as a 
High (1) the CM transmits the increment prompt (‘I’) to the GUI.  
 
The CM follows this process until the last pair of bars has been tested or until any one 
of the four possible system errors interrupts the process flow. When such an interrupt 
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is encountered there is a branch from the main program flow to an interrupt handling 
procedure (an ISR) that caters specifically for the encountered error. Once the error 
has been ‘handled’ control is handed back to the main program. These Interrupts, their 
associated Interrupt Service Routines (ISRs) and critical subroutines will be discussed 
in the sections that follow. See Appendix L for the source code for both the 
Communication and Automation microcontrollers. 
 
4.1.1 Microcontroller Initialisation 
 
On power up the microcontroller must perform an initialisation procedure to ensure 
that all the ports, timers and special function registers are set up appropriately to 
undertake the tasks that they are assigned. As the name indicates, the AT89S51 
input/output ports can be used as either inputs that read signals from the interfacing 
digital system or outputs that transmit signals to the interfacing digital system. Each 
pin can be addressed independently and can therefore be configured individually as an 
input or an output pin. Pins can be configured as inputs by writing a logic level 1 
(High) to their port latches. If a port latch contains the logic level 0 (Low), it will be 
configured as an output pin. Code Extract 4-1 shows the input/output port 
configuration for the CM as depicted in Appendix K. 
 
CODE EXTRACT 4-1: COMMUNICATION MICROCONTROLLER I/O PORT 
CONFIGURATION 
 
Also to be initialised are the various Special Function Registers (SFRs) and Timers as 
shown in Code Extract 4-2. 
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CODE EXTRACT 4-2: INITIALISATION OF SPECIAL FUNCTION REGISTERS 
FOR THE CM 
 
Special Function Registers are associated with specific microcontroller features, 
properties and settings. For example, the SCON SFR is used in conjunction with the 
serial port, the TMOD SFR is used in conjunction with the timers, and the IE and IP 
SFRs are used in conjunction with the interrupts. It is for this reason that the author 
has opted to discuss the initialisation of these SFRs when discussing their associated 
microcontroller features. 
4.1.2 Serial Port 
 
The serial port provides a means of data transmission and reception. A parallel-to-
serial conversion takes place on transmission of data and a serial-to-parallel 
conversion takes place on reception of data. In other words, when data from a register 
which holds data as eight parallel bits needs to be transmitted serially, i.e. one bit after 
the other, a parallel-to-serial conversion needs to take place. And when receiving 
serially transmitted data and storing it in a register the opposite conversion, i.e. a 
serial-to- parallel conversion, must take place. See Figure 4-4A and Figure 4-4B. 
FIGURE 4-4A: SERIAL PORT DATA TRANSMISSION 
0 1 1 0 0 1 1 0 




Serial Data Transmission 
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FIGURE 4-4B: SERIAL PORT DATA RECEPTION 
 
The AT89S51 serial port features full duplex operation and two SFRs that provide 
access to the serial port. These are the SCON and the SBUF registers. SBUF, the 
serial port buffer, is in fact two individual buffers/registers. A write-only register is 
accessed when SBUF is written to when the data is to be transmitted and the read-
only register that is accessed when SBUF is read from when data has been received. 
For example, the statement: 
 
transmits data from the general purpose register, i.e. the Accumulator (A), by copying 
the value from A to the SBUF register. Similarly using:  
 
received data is read from the SBUF register and copied into A. The SCON special 
function register, when initiated, sets the mode in which the serial port will operate as 
well as the individual bits that enable reception, sets flags etc. The statement:  
 
initialises the serial port for operation in mode 1 by setting bits SCON.7 = 0 and 









0 1 1 0 0 1 1 0 
Eight Bit Register 
Serial Data Reception 
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Bit Symbol Address Description 
SCON.7 SM0 9FH Serial Port mode bit 0 
SCON.6 SM1 9EH Serial Port mode bit 1 
SCON.5 SM2 9DH Serial Port mode bit 2 
SCON.4 REN 9CH Receive Enable 
SCON.3 TB8 9BH Transmit bit 8. Ninth bit transmitted in modes 2 & 3 
SCON.2 RB8 9AH Receive bit 8. Ninth bit received in modes 2 & 3 
SCON.1 TI 99H Transmit Interrupt flag 
SCON.0 RI 98H Receive Interrupt flag 
TABLE 4-1: SERIAL PORT CONTROL (SCON) REGISTER SUMMARY       
SOURCE: THE 8051 MICROCONTROLLER (REFERENCE BOOK) 
 
The serial port can operate in one of four modes. In Mode 1 the serial port operates as 
an eight bit UART (Universal asynchronous receiver/transmitter) with variable Baud 
Rate. The baud rate is set to 2400 using Timer 1. In this mode, transmission and 
reception involves ten bits. The first bit being the start bit which is always a Low (0), 
followed by eight bits of data with the leading bit being the LSB and a stop bit which 
is always a High (1). Setting of the baud rate is discussed in this chapter under Timers 
i.e. Section 4.1.4. 
CODE EXTRACT 4-3: SERIAL PORT AND BAUD RATE INITIALISATION  
  
4.1.3 Interrupts and Interrupt Service Routines (ISRs) 
 
In real world applications, systems are required to respond to random events that may 
or may not occur and if they do occur the time at which they do so cannot be 
predicted. It is this random, unpredictable nature of the event that makes it difficult to 
program the event detection and handling as part of a process flow or main program. 
A normal program flow is defined and executes statement by statement, jumps, calls 
subroutines and returns from subroutines, hence leaving no allowance for random, 
unpredictable events.  
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The most efficient way to handle such events is to pause the normal program flow or 
the main program, which operates at base-level, jump to a location in memory in 
which code for handling the event resides (the Interrupt Service Routine), execute the 
ISR at interrupt-level and then return control to the main program. An Interrupt 
Service Routine is a block of code that is developed to handle the specific event that 
triggers its associated interrupt. A microcontroller has various interrupt sources which 
indicates that such an event has occurred. The AT89S51 has two External Interrupts, 
two Timer Interrupts and a Serial Port Interrupt. The CM however, only makes use of 
one external interrupt, External Interrupt 0, and the Serial Port Interrupt. 
 
Whenever a specified event occurs, an interrupt is triggered. Each interrupt has an 
associated flag to signal that a specific interrupt has occurred. All flags, except the 
serial port interrupt flags, and level triggered external interrupts flags, are cleared by 
hardware, i.e. the programmer does not have to clear the flag using software because 
flags are automatically cleared when vectoring to the ISR. Edge triggered external 
interrupts flags are cleared by hardware and are therefore favored for this application. 
When a serial port interrupt occurs the source of the interrupt, i.e. whether the 
interrupt was triggered on a receive or transmit event, needs to be verified. The only 
way of verifying this is by checking the status of each flag.  The serial port flags must 
therefore be cleared in software after being checked.  
 
Each interrupt also has an assigned location in memory in which its ISR should 
reside. See Table 4-2 below. When an interrupt occurs, the location in memory 
allocated to the associated interrupt is loaded into the Program Counter (PC). This 
value (location) is called the interrupt vector. 
 
Interrupt Flag Vector Address 
System Reset RST 0000H 
External Interrupt 0 IE0 0003H 
Timer Interrupt 0 TF0 000BH 
External Interrupt 1 IE1 0013H 
Timer Interrupt 1 TF1 001BH 
Serial Port Interrupt RI or TI 0023H 
TABLE 4-2: INTERRUPT VECTORS                                                                   
SOURCE: THE 8051 MICROCONTROLLER 
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The reader will notice that each interrupt has only eight bytes of memory in which to 
code the ISR. In the event that an ISR is longer than eight bytes, a jump statement is 
used to direct the program counter to another location in memory. Note that the 
program counter (PC) holds the memory address of the next statement (instruction) 
that is to be executed. 
 
CODE EXTRACT 4-4: CM VECTORING ADDRESSES 
 
Referring to Code Extract 4-4 on a system reset (or startup), the program counter is 
loaded with the Reset vector address (0000H), when at this location, the program 
counter is then loaded with the address of the MAIN label thus executing a jump to 
the location in memory where the main program resides under the label MAIN. When 
External Interrupt 0 is triggered, the PC is loaded with the External Interrupt 0 vector 
address (0003H).  
 
When at this location, the PC is loaded with the vector address for the EX0ISR label. 
This label represents the beginning of the External Interrupt 0 ISR. The program then 
jumps to the location in memory where this label resides and executes each 
instruction in the ISR until the RETI (return from interrupt) instruction. This 
instruction signals the end of the ISR and hands over control to the main program so 
that it may continue from where it left off. All interrupts are handled in the same way. 
 
4.1.3.1 Interrupt Enabling 
 
The Interrupt Enable (IE) register is responsible for the enabling and disabling of all 
interrupts. Each interrupt is enabled and disabled individually by addressing the 
specified bit. However, if the Global enable/disable bit EA, is not set High (1), none 
of the individual interrupts can be enabled. Therefore by Setting (1) or Clearing (0) 
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the Global enable/disable bit all individually enabled interrupts can be enabled or 
disabled at the same instant. Interrupts can be enabled or disabled anywhere in 





or by addressing the entire IE register. all the interrupts can be individually enabled or 
disabled using one statement. This method is used most often when initialising the 
interrupts as shown in Code Extract 4-2 and in the statement below. 
 
This statement sets the Global enable/disable bit High (1), thus enabling the use of 
interrupts whenever they are individually enabled during the program. Table 4-3 
presents a summary for Interrupt Enable register. 
 
Bit Symbol Bit Address Description (1=Enable, 0 = Disable) 
IE.7 EA AFH Global enable/disable 
IE.6 - AEH Undefined 
IE.5 - ADH Undefined for the AT89S51 
IE.4 ES ACH Enable Serial Port Interrupt 
IE.3 ET1 ABH Enable Timer 1 Interrupt 
IE.2 EX1 AAH Enable External 1 Interrupt 
IE.1 ET0 A9H Enable Timer 0 Interrupt 
IE.0 EX0 A8H Enable External 0 Interrupt 
TABLE 4-3: INTERRUPT ENABLE REGISTER SUMMARY                                 
SOURCE: THE 8051 MICROCONTROLLER 
 
4.1.3.2 Interrupt priority 
 
The events that trigger certain interrupts may be more critical than the events that 
trigger others, these critical events therefore demand immediate attention. This may 
entail the interruption of an already executing ISR that was triggered by an earlier 
event, i.e. the non critical ISR must be interrupted to hand over control to the more 
critical ISR. This is achieved by using the Interrupt Priority (IP) register. By setting 
the bit assigned to a certain interrupt High (1), that interrupt is assigned a high-level 
priority and can therefore interrupt the ISR of an interrupt with a low-level priority if 
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required. The interrupt priority can be set when initialising the interrupts as shown in 
Code Extract 4-2 and in the statement below. 
 
 
Referring to Table 4-4, for a summary of the IP register, the reader will notice that in 
the instruction above only bit IP.4 is set High (1). This means that of all the interrupts 
that are, or will be enabled, the serial port interrupt has the highest priority and its ISR 
takes precedence over any program, subroutine or ISR that is executing at the time.  
 
Bit Symbol Bit Address Description (1=High Level, 0 = Low Level) 
IP.7 - - Undefined 
IP.6 - - Undefined 
IP.5 PT2 0BDH Undefined for the AT89S51 
IP.4 PS 0BCH Priority for Serial Port Interrupt 
IP.3 PT1 0BBH Priority for Timer 1 Interrupt 
IP.2 PX1 0BAH Priority for External 1 Interrupt 
IP.1 PT0 0B9H Priority for Timer 0 Interrupt 
IP.0 PX0 0B8H Priority for External 0 Interrupt 
TABLE 4-4: INTERRUPT PRIORITY REGISTER SUMMARY                        
SOURCE: THE 8051 MICROCONTROLLER 
 
4.1.3.3 Polling sequence 
 
A fixed polling sequence determines which of two interrupts having the same priority 
is serviced first, if these two interrupts are triggered at exactly the same time. 
The polling sequence for the AT89S51 is: 
 External Interrupt 0 
 Timer Interrupt 0 
 External Interrupt 1 
 Timer Interrupt 1 
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4.1.3.4 External Interrupts 
 
Signals from interfacing systems are processed by a digital system which then 
outputs a signal to one or both of the external interrupt port pins, P3.2 (pin 12) and/or 
P3.3 (pin 13). These interrupts can be triggered in two ways, i.e. low-level activation 
or negative (or falling) edge activation. In the former instance, an external interrupt is 
triggered when the interrupt pin is held Low (0). In the latter instance, the interrupt is 
triggered on a High-to-Low (1-to-0) transition. The activation mode is configured by 
setting or clearing the IT0 bit (which is associated with External Interrupt 0) and the 
IT1 bit (which is associated with External Interrupt 1) in the TCON SFR. By setting 
IT0 to 1 (High), as shown in Code Extract 4-2, External Interrupt 0 is configured to 
trigger on a negative edge. 
 
 The CM makes use of External Interrupt 0 by enabling and disabling it on demand 
and initialising it with a low-level interrupt priority and negative-edge activation. The 
function of this interrupt is to indicate and service system errors if or when they occur 
and to inform the GUI (by transmitting a ‘O’) when a manual Emergency Stop has 
been initiated by pressing on the Emergency Stop switch (on P3.2) on the Test Station 
or by the activation of a safety interlock. Once the GUI has been informed of an 
Emergency Stop, the CM enters Powerdown mode.  
 
Recall from Chapter 2, Error1 occurs when a pair of bars is not detected within a 
specified time, Error2 occurs when the test probes are not present on the surface of the 
commutator within a pre-selected default time, Error3 occurs when the test current is 
not switched off after a pre-selected default time and Error4 occurs when the test 
probes are not raised to their original position within a specified time.  
 
The AM is the first to recognise any errors should they occur as system monitoring 
signals produced by proximity switches and other transducers are input to the AM via 
the interfacing digital system. The AM then sets High (1) output pins that correspond 
to the error that has occurred. See Appendix K and Table 4-5. 
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TABLE 4-5: TABLE OF THE AM ERROR OUTPUT INDICATION PINS 
 
These output pins are connected to individual input pins on the CM as well as the 
External 0 interrupt as depicted in Appendix K and Table 4-6. 
 
Communications Microcontroller (CM) – Communication & Signalling 
P2.4      (25) I – Error 1 – Pair Not Detected. 
P2.5      (26) I – Error 2 – Test Probes Not Lowered. 
P2.6      (27) I – Error 3 – Current On-Time Exceeded. 
P3.2      (12) I – External Interrupt 0 – All Error Inputs Connected here as well. 
P3.4      (14) I – Error 4 – Test Probes Not Raised. 
TABLE 4-6: TABLE OF THE CM ERROR INPUT INDICATION PINS 
 
When a system error occurs, the AM signals the CM by setting the associated pin 
High (1). When any one of the error lines go High (1) the interfacing digital system 
also triggers External Interrupt 0. The reason for this becomes apparent when looking 
at the flow diagram in Figure 4-5 and Code Extract 4-5. 
Automation Microcontroller  (AM) – Automation Control 
P2.6      (27) O – Error 4 – Test Probes Not Raised. 
P3.5      (15) O – Error 1 – Pair Not Detected. 
P3.6      (16) O – Error 2 – Test Probes Not Lowered. 
P3.7      (17) O – Error 3 – Current On-Time Exceeded. 
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CODE EXTRACT 4-5: CODE FOR EXTERNAL INTERRUPT 0 – CM 
 
When the interrupt is triggered the External Interrupt 0 ISR is initiated. Once in the 
ISR, each input error pin is tested for a High (1) status and when an error pin is 
identified the associated subroutine is called to handle it. The error subroutines will be 
discussed in detail in the section entitled Subroutines i.e. Section 4.1.5. 
 
4.1.3.5 Serial Port Interrupts 
 
The serial port interrupt is triggered when any activity is detected on the serial port. 
When data is received the Receive Interrupt (RI) flag is set High (1) and when data is 
being transmitted the Transmit Interrupt flag is set High (1). The interrupt is triggered 
on either of these events. As previously mentioned, the RI and TI flags have to be 
cleared by software the reason for this will be discussed with reference to Figure 4-6 
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FIGURE 4-6: FLOW DIAGRAM FOR SERIAL PORT INTERRUPT – CM 
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The CM receives prompts as well as transmits prompts and data. The only significant 
events that would require the main program to be interrupted are the End event or an 
Emergency Stop event prompt from the GUI. Hence an ISR only needs to be initiated 
on a receive event or only when the RI flag triggers the interrupt. As mentioned 
previously, the ISR is initiated on both the receive and transmit event.  
 
A method of exiting the ISR on a transmit event is to check the status of the TI and RI 
flags. As show in Code Extract 4-6, the TI flag is tested and if it is found to be High 
(1) a jump to the end of and an exit from, the ISR is initiated. Control is then handed 
over to the point in the program from which it left off.  If the TI flag is not found to be 
set, i.e. Low (0), then the RI flag is cleared and the received data is tested to verify if 
it corresponds to either the End (‘B’) or Emergency Stop (‘F’) prompt. If it does 
correspond, the AM is instructed by the CM to enter Powerdown.  Once the CM 
verifies the AM having received this instruction, the CM configures its port pins 
appropriately before also entering Powerdown. 
 
If the received data does not correspond to either of these conditions i.e. a ‘B’ or ‘F’, 
the ISR is exited and control is handed over to the main program at the point from 
which it left off. When the ISR is initiated on a receive event that is not an End or an 
Emergency Stop prompt, the point at which the main program was interrupted, was a 
waiting point for a prompt. When control is handed back to the main program, control 
is handed back at this waiting point. It is here that the received data is tested again to 
verify whether the received prompt is the prompt that the main program was waiting 




The AT89S51 features two sixteen-bit timers, Timer 0 and Timer 1, which can be 
used in any one of four modes as shown in Table 4-7. These timers make use of six 
special function registers, TCON, TMOD, TL0, TL1, TH0 and TH1.  For this project, 
CM utilises Timer 1 in mode 2, auto-reload mode, to generate the required baud rate 
for the serial port and the AM utilises Timer 0 and Timer 1 in mode 1, as sixteen-bit 
timers. In both cases, the clocking source is the on-chip oscillator which is used for 
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interval timing as opposed to an external clocking pulse which is used for event 
counting. 
 
Mode M1 M0 Description 
0 0 0 13-Bit timer mode 
1 0 1 16-Bit timer mode 
2 1 0 8 – Auto-reload mode 
3 1 1 
Split timer mode – Timer 0 split into two 8-bit timers & Timer 
1 is stopped 
TABLE 4-7: TABLE OF TIMER MODES                                                             
SOURCE: THE 8051 MICROCONTROLLER 
 
The selection between these two clocking sources is made by either setting the C/T  
bit in the TMOD SFR High (1) for interval timing using the on-chip oscillator or, by 
setting the C/T  bit Low (0) for event counting using external clocking sources. When 
using interval timing the on-chip oscillator clocking source is followed by a divide-
by-twelve stage. This means that the timer registers are incremented at a rate of 1/12
th
 
the frequency of the clocking source. For example, if a 12MHz crystal was used, as in 
this case, the on-chip oscillator will provide a clocking frequency of 12MHz before 
the divide-by-twelve stage. After the divide-by-twelve stage the clock rate will be 
1MHz, or in terms of time, one microsecond (1µs). 
 
As previously mentioned, the timer makes use of six special function registers. These 
SFRs along with their respective purposes are summarised in Table 4-8. 
 
Timer SFR Purpose Address Bit-Addressable 
TCON Control 88H Yes 
TMOD Mode 89H No 
TL0 Timer 0 Low-Byte 8AH No 
TL1 Timer 1 Low-Byte 8BH No 
TH0 Timer 0 High-Byte 8CH No 
TH1 Timer 1 High Byte 8DH No 
TABLE 4-8: TIMER SPECIAL FUNCTION REGISTER SUMMARY              
SOURCE: THE 8051 MICROCONTROLLER 
 
The Timer Control Register (TCON) is the only one of the timer SFRs that is bit 
addressable. These registers contain status bits (timer flags) and control bits (timer 
triggers). It is necessary to Set (1) or Clear (0) each of these bits independently and at 
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different times in order to control the timers. See Table 4-9 for the TCON register bit 
summary. 
 
Bit Symbol Bit Address Description 
TCON.7 TF1 8FH Timer 1 overflow flag 
TCON.6 TR1 8EH Timer 1 run-control bit 
TCON.5 TF0 8DH Timer 0 overflow bit 
TCON.4 TR0 8CH Timer 0 overflow bit 
TCON.3 IE1 8BH External Interrupt 1 edge flag 
TCON.2 IT1 8AH External Interrupt 1 type flag 
TCON.1 IE0 89H External Interrupt 0 edge flag 
TCON.0 ITO 88H External Interrupt 0 type flag 
TABLE 4-9: TCON REGISTER SUMMARY                                                            
SOURCE: THE 8051 MICROCONTROLLER 
 
A timer can be started or stopped using theTRx1 bit. For example when using Timer 0, 
the statement: 
 
is used to start the timer. The timer register(s) will increment by one from 0000H or 
from any pre-loaded value. The duration between each increment is determined by the 
clocking pulse, which as discussed above, provides a clocking pulse every 1µs for a 
12 MHZ crystal. The timer is stopped by using the statement below. 
 
Flags are used to indicate a timer overflow. For example, if Timer 0 is used as a 
sixteen-bit timer, when started, it will increment from 0000H or a pre-loaded value, 
every 1µs until it reaches the maximum sixteen-bit count, FFFFH. Once FFFFH has 
been reached, the counter beings counting from 0000H again. On the FFFFH to the 
0000H transition the Timer 0 flag (TF0) is Set (1). This flag is set by hardware and is 
cleared by software after the status of the flag has been tested as shown below.  
 
The use of timers for long interval timing is discussed in the sub-section entitled 




 The ‘x’ in TRx represents 0 or 1, thus implying TR0 or TR1. From this point forward, an ‘x’ used in this form,                                                
  in conjunction with any other register, will also represent a 1 or a 0.    
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The TMOD register is used primarily to set the mode of the timers during 
initialisation. After initialisation the TMOD register is generally not re-addressed. See 
Table 4-10 for a summary of the TMOD register. 
 
Bit Name Timer Description 
7 GATE 1 Gate Bit 
6 C/T  1 Counter/Timer select bit. (1 = event counter, 0 = interval counting) 
5 M1 1 Mode bit 1 
4 M0 1 Mode bit 0 
3 GATE 0 Timer 0 gate bit 
2 C/T  0 Timer 0 Counter/Timer select bit.  
1 M1 0 Timer 0 Mode bit 1 
0 M0 0 Timer 0 Mode bit 0 
TABLE 4-10: TMOD REGISTER SUMMARY                                                     
SOURCE: THE 8051 MICROCONTROLLER 
 
TH0 and TH1 are the respective Timer 0 and Timer 1 High byte registers, while TL0 
and TL1, are the respective Timer 0 and Timer 1 Low byte registers. Depending on 
the mode in which the timers are used, the SFRs are written to when pre-loading 
values (and incremented at each clock pulse), and/or read from when recording the 
time that has elapsed. 
 
The Communication Microcontroller uses Timer 1 to set the baud rate for the serial 
port. The baud rate is set by the overflow rate of Timer 1. Timer 1 is initialised in 
mode 2, 8-bit auto-reload mode, as shown using the second instruction in Code 
Extract 4-7. Referring to the third instruction in Code Extract 4-7, a reload value of     
-13 is stored in the Timer 1 high byte register (TH1). In this mode the Timer low byte 
register (TL1), is incremented by one from the pre-loaded value stored in the Timer 
high byte register, to FFH. On the Timer overflow, the Timer flag is set as usual but in 
mode 2, the re-load value that is held in the Timer high byte register, is reloaded into 
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CODE EXTRACT 4-7: SERIAL PORT AND BAUD RATE INITIALISATION 
 
The re-load value is determined by the required baud rate and the selected serial port 
mode that was set upon initialisation of the SCON SFR. With the serial port being 
initialised in mode 1, the default baud rate is 1/32 of the oscillator frequency. (Note 
that this value can be doubled by setting the SMOD bit in the Power Control (PCON) 
register, High [1]). The equation used to calculate the re-load value for a given baud 
rate when operating in a pre-selected serial port mode, is as follows: 
 
Default Rate = 
ValueReduction Frequency Clock 
 Rate OverflowTimer 
          .……..      4-1 
Source: The 8051 Microcontroller 
Substituting the values 
                            2400 KHz = 
32
  Rate OverflowTimer  
               ………     4-2 
                           Rate OverflowTimer = 2400 kHz × 32             ………     4-3 
                                   = 76800 kHz 
             = 76.8kHz              ………     4-4 
 
What now remains to be calculated is the number of clocking cycles, at 1MHz, it will 
take to provide an overflow every 76.8kHz.  
 





=                 ………     4-5 
        = 13.02 
        ≈ 13 clocks 
 
Alternatively, using time instead of frequency, 
 from (4-4),                           Time = 
76.8kHz
1
 = 13.02µs         ………     4-6 
     ≈ 13µs 
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and a clocking rate of  
                                                              
1MHz
1
 = 1µs                  ………     4-7 
 
The number of clocks, at a rate of 1µs, that is takes to produce an overflow after 13µs 
is: 





 = 13 clocks    ……… 4-8 
This value (13) is multiplied by -1 and stored in the Timer high byte (TH1) register. 
Because an overflow occurs on the FFH-to-0H transition, using the negative of the 
calculated value, the assembler is told that the reload value is 13 less than 0. In this 





Subroutines are small programs that can be called by the main program, other 
subroutines as well as interrupt service routines (ISRs). They often consist of a block 
of code that is used more than once by the calling program. When developing and 
debugging a program, it is easier to divide the large and often complex program into 
smaller programs that are less complex. These smaller programs, or subroutines, are 
then called at will, to perform the task that they were designed to undertake before 
returning control to the calling program. A subroutine is initiated by using a CALL 
statement, for example: 
 
calls the subroutine labeled Delayloop. Each subroutine begins with a name or label 
which is used to identify the subroutine as well as its location in memory. A 
subroutine ends with a Return (RET) statement, which hands over control to the 
calling program at the instruction immediately following the CALL instruction.  
 
At this point it is perhaps appropriate to discuss the difference between an Interrupt 
Service Routine (ISR) and a Subroutine. A subroutine is called at specific and 
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predetermined points, using a CALL statement. The program then branches to the 
location in memory at which the called label resides. Instructions are then executed 
until the RET statement is reached at which point control is handed back to the calling 
program at the instruction immediately following the CALL instruction. The point 
from which the main program branches, as well as the point of return is 
predetermined and known. 
 
By contrast, the Interrupt Service Routine (ISR), is not called using a CALL statement 
but rather initiated when its associated interrupt is triggered in response to an event. 
This event can occur at any time. It can therefore not be predicted or predetermined. 
When an interrupt occurs, the location in memory space allocated to the associated 
ISR is loaded into the Program Counter (PC).  
 
This value (location) is called the interrupt vector. When vectoring to an interrupt, the 
main program (which may include subroutines), is paused as control is handed over to 
the ISR. After the interrupt has been handled, control is returned to the main program 
using the Return From Interrupt statement (RETI). Control is handed over at the point 
from which the program was initially interrupted so that it may continue from where it 
left off. As opposed to a subroutine, the point at which an interrupt occurs and returns, 
control is unknown and cannot be predetermined. Each of the subroutines used by the 
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4.1.5.1 The CH_OUT Subroutine 
 
This subroutine is called when ASCII prompts and data are to be transmitted via the 
serial port. The data is loaded into the Accumulator register (A), prior to the CALL 
statement, as show below: 
 
Recalling the discussion on the serial port interrupt, the reader is reminded that the 
serial port interrupt is triggered when either the RI or TI flag is set. When data is 
transmitted, the TI flag that is set to signal the end of transmission of a byte will be set 
High (1) thereby triggering the interrupt. In order to avoid the interrupt being 
triggered, it is disabled using the first statement in Code Extract 4-8. However, as 
previously described, it is still possible to transmit data with the serial port interrupt 
enabled and vectoring off to the serial port ISR when TI is set High (1). 
 
This is due to the ISR being exited when the TI flag is read and found to be High (1). 
On exiting the ISR control is handed back to CH_OUT to continue as normal. A 
choice had to be made between the two options. On one hand the serial port interrupt 
can be disabled for the short transmission period. The advantage of doing this is that 
the program is more efficient as time is not wasted unnecessarily triggering interrupts, 
vectoring to the ISR and testing the status of the TI flag, only to exit the ISR and 
return to the subroutine exactly where it left off.  
 
The disadvantage of this option is that when the serial port interrupt is disabled the 
system cannot respond to an Emergency Stop immediately. It will only respond to the 
serial port interrupt when it is enabled again after the transmission of the byte of data. 
This is because the RI flag will still be Set (1) and will remain so until it is Cleared (0) 
by software. Considering the fact that ten bits of data is transmitted at a rate of 13µs 
per bit, the worst case delay before the interrupt is handled is 130µs and will apply if 
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The second option is to leave the serial port enabled during transmission. The 
advantage of this is that the system can respond to an Emergency Stop immediately. 
The disadvantage is inefficiency due to the serial port interrupt being triggered and 
serviced every time data is to be transmitted 
 
If an event that is serious enough to initiate an Emergency Stop, the probability of the 
Emergency Stop being initiated at the exact moment that data is being transmitted is 
minimal. This is because the number of times data is transmitted during a typical (no 
system errors) cycle is five (four times during transmission of data and once for the 
transmission of prompts) and the duration of each transmit operation is 130µs. The 
total time that the CM is transmitting data during a typical cycle is therefore 650µs. 
Considering the time taken to complete a typical cycle from the rotation of the 
armature to taking a reading to the rotation of the armature again, is approximately ten 
to fifteen seconds, depending on the speed of the armature drive motor and the 
detection unit drive motor, the probability of an error occurring during transmission of 




× 100 = 0.0065% ………. 4-9 
 
The probability decreases if the typical cycle takes more than 10s (due to lower 
speeds of the drive motors). 
 
Further, considering that the worst case delay from the time an Emergency Stop is 
initiated till the time it the serviced is 130µs which in real terms is almost negligible 
and the fact that the initiation of an Emergency Stop is an event that rarely occurs, 
option two was chosen (the option that involved the disabling and enabling of the 
serial port interrupt). In summary, efficiency was chosen over a low probability of an 
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CODE EXTRACT 4-8: CH_OUT SUBROUTINE 
 
The second statement in this subroutine copies the value held in A into SBUF. 
Writing to SBUF in this manner begins transmission. In the third statement the TI flag 
is continuously tested in order to ascertain if the data has been transmitted. Recall that 
the TI flag is set when all data has been transmitted and SBUF is empty. Once 
transmission is complete, the TI flag is set High (1) and the test loop is exited. In the 
fourth statement, the TI flag is cleared and in the fifth statement the serial port 
interrupt is enabled. The RET statement exits from the subroutine and returns control 
to the calling program. See Figure 4-7 for the associated flow diagram. 
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FIGURE 4-7: CH_OUT FLOW DIAGRAM 
 
4.1.5.2 The Error 1 Subroutine 
 
Error 1 occurs when a pair of bars is not detected within a predefined time. The AM 
alerts the CM to this error by triggering External Interrupt 0 as described earlier. The 
Error 1 subroutine is then called from the External Interrupt 0 ISR. If this error is to 
occur, it will do so before a volt-drop reading is taken. The error subroutine must 
therefore cater for a manual reading that is to be taken by the test technician. The 
execution of this process is described in the discussion that follows with reference to 
Code Extract 4-9 and Figure 4-8. 
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FIGURE 4-8: ERROR 1 FLOW DIAGRAM 
 
A (pp. 127) 
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CODE EXTRACT 4-9: ERROR 1 SUBROUTINE 
 
The first step in this subroutine is to alert the GUI to the fact that Error 1 has occurred 
by transmitting ‘J’. The subroutine then enters a wait loop until the test technician 
acknowledges this error and signals his intention to take a manual reading by clicking 
on the Take Manual Reading button on the GUI. The GUI then transmits a ‘D’ to the 
CM. The CM then enters another wait loop where it waits for the test technician to 
press a switch connected to P3.6 when he/she has set the test probes in place on the 
pair of bars that are to be tested. Once this switch is pressed, the CM uses P0.4 to 
signal to the AM that it is ready to take a manual reading. The AM then checks 
whether the test current is switched on and if all is well, it will signal to the CM that it 
too is ready to take a reading by Setting (1) and Clearing (0) the CM P2.2. The AM 
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then calls its Reading subroutine. Once called this subroutine signals to the CM that it 
has been called by again setting the CM P2.2 hence allowing it to exit the wait loop. 
The CM signals that it has received the message sent and that it is about to call its 
Reading subroutine by Setting (1) P0.7. At this point, the Reading subroutines for 
both the CM and AM are synchronised with each other. A volt-drop reading is then 
taken. The CM then signals the AM by Setting (1) P0.4 that the reading has been 
taken upon completion of its reading subroutine. When the AM receives this signal it 
responds by setting the CM P2.2 High (1). The Error 1 subroutine returns control to 
the calling program upon receiving this signal. Note that the CM P0.4 and P2.2 are 
used for communication with the AM where CM P0.4 transmits signals which are 
read by the AM P1.4 and CM P2.2 is used to read the status (signals) of the AM P0.0. 
 
4.1.5.3 The Error 2 Subroutine 
 
Error 2 occurs when the test probes do not reach the surface of the commutator 
within the allowable predetermined time. In terms of the CM when this error occurs 
the procedure that has to be followed is exactly the same as that of Error 1 as a volt-
drop reading has not yet been taken. The route followed by the CM is to call the Error 
1 subroutine from the point after it has transmitted ‘J’ to the GUI, i.e. from label 
E1E2, as shown in Code Extract 4-10.  
CODE EXTRACT 4-10: ERROR 2 SUBROUTINE 
 
Referring to Code Extract 4-9 the reader will notice that the E1E2 label follows 
immediately after informing the GUI that Error 1 has occurred by transmitting ‘J’. 
This label is also the beginning point of the E1E2 subroutine. A subroutine within a 
larger subroutine, such as E1E2 is created by calling a label at any point before the 
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RET statement. This label is then regarded as the name and starting point for the 
smaller subroutine with the common RET statement being the end or return of control 
instruction. With this being the case all that the Error 2 subroutine has to do is alert 
the GUI that Error 2 has occurred by transmitting ‘m’ before calling the E1E2 
subroutine. 
4.1.5.4 The Error 3 Subroutine 
 
Error 3 occurs when the allowable time for the Test Current to be switched on is 
exceeded. This occurs when the period of time measured from the instant that the 
microcontroller pulses the IGBT driver to switch on the Test Current till the instant 
that the microcontroller pulses the IGBT driver to switch off the Test Current, is 
greater than the default time. This is present because of the high test supply current 
used (350A to 400A). Such a system error may be dangerous to the test technician, 
nearby personnel and may also cause damage to the armature under test due to 
overheating. With this in mind, it was decided that the safest option is to immediately 
end the test on the occurrence of this error. As shown in Code Extract 4-11 the Error 3 
subroutine simply informs the GUI that Error 3 has occurred by transmitting “L” (the 
GUI subsequently initiates an Emergency Stop) before jumping to the CRNT_E label, 
in the serial port ISR, in order to initiate the Powerdown procedure for both the AM 
and CM. 
 
CODE EXTRACT 4-11: ERROR 3 SUBROUTINE 
 
4.1.5.5 The Error 4 Subroutine 
 
Error 4 occurs when the test probes are not raised to their initial position within the 
allowable time. The procedure for this error is not as complex as that for Error 1 and 
Error 2 because the volt-drop reading would have already been taken before this error 
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occurs. As shown in Code Extract 4-12 the Error 4 subroutine informs the GUI that 
Error 4 has occurred by transmitting a ‘Q’, and waits for the test technician to attend 
to the fault. If the fault is not serious the technician will manually raise the test probes 
to the correct position before clicking on the Continue After Error button on the GUI. 
The GUI then transmits a ‘C’ to the CM. On receiving this prompt.(‘C’) the wait loop 
is exited and the AM is signaled to continue with the test using P0.4 and P2.2 as 
described earlier. 
 
CODE EXTRACT 4-12: ERROR 4 SUBROUTINE 
 
4.1.5.6 The Reading Subroutine  
 
The Reading Subroutine is responsible for communication with the Reading 
subroutine in the AM, controlling the ADC via the ADC control lines, capturing the 
recorded data from the ADC and transmitting this data to the GUI. 


































Chapter 4 - Microcontrollers and Embedded Programming 
Mr. S. Matadin    2001 027 41 41 
Start
Is Flag 04H  
Set (Manual 
Operation)?
Has the AM 
signaled that  
it is ready  
(P2.2)?
Send acknowledgment 
to AM by Setting P0.7
Is  
the Out of Input 
Range Pin, P0.2,  
High?
Switch the Analogue 
Switch On (P0.0).
Use control pins to 
capture a reading
Store High Byte in R5 
Store Low Byte in R3
Transmit "z" to GUI
Transmit 1111 1111
Transmit "y" to GUI
Transmit 1111 1110
Is 
R5 = 1111 1111 
and is  
R3 = 1111 1110 
?
Let 
R5 = 1111 1111  
and 












A (pp. 134) B (pp. 134) 
 
Chapter 4 - Microcontrollers and Embedded Programming 
Mr. S. Matadin    2001 027 41 42 
 
Transmit "z" to GUI
Transmit the data held in 
R5 to the GUI
Transmit "y" to GUI
Transmit the data held in 
R3 to the GUI
Has the  
GUI transmitted an 
"E"?
Is Flag 04H  
Set (Manual 
Operation)?
Transmit signal to AM 
indicating that a reading has 
been captured (P0.7)
Has the  
AM sent 
confirmation by 
setting the CM 
P2.2?
Clear P0.7 










FIGURE 4-10: READING SUBROUTINE FLOW DIAGRAM 
A (pp. 133) B (pp. 133) 
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CODE EXTRACT 4-13: READING SUBROUTINE 
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The operation of this subroutine is discussed with reference to Figure 4-10 and Code 
Extract 4-13. Once called the first operation undertaken by this subroutine is to verify 
if flag 04H has been set. Flag 04H is set when the system is to be operated in Manual 
mode. When running in Manual mode the AM is in Powerdown and will therefore not 
respond to any communication signals from the CM. When operating in the 
Automated mode there is constant communication between the AM and the CM in 
order to maintain synchronisation.  
 
When being operated in the Manual mode this communication is fruitless as the CM 
will be waiting for signals from the AM that will never be transmitted.  The CM will 
therefore be caught in an endless waiting loop. The reason that 04H flag is tested is to 
ensure that the CM knows if it should communicate with the AM (as when it is in 
Automated mode) or if all its communication instructions should be skipped, when it 
is operating in Manual mode as discussed earlier in this chapter. Flag 05H is used to 
indicate that 100 successive readings are to be taken. This is an additional feature and 
will therefore be discussed in detail in Chapter 6. 
 
If the system is in Automated mode, P2.2 is tested in order to verify that the AM has 
called and is presently executing its Reading subroutine and to ensure that it is ready 
to take a reading. The CM then confirms having received this signal by setting its 
P0.7 pin. As mentioned above, these steps are skipped when in Manual mode. Next, 
P0.2 is tested in order to verify that the reading about to be taken is within the 
maximum input range of the ADC and other interfacing circuitry. The exact 
mechanics behind this process will be discussed in detail in Chapter 5 under the 
section dealing with the interfacing analogue circuitry (Section 5.3). However, in 
order to facilitate a better understanding, the author will briefly discuss the principle 
and concept used.  
 
Although the test is setup by the technician to record values within a particular range, 
200mV to 350mV, the possibility exists that a volt-drop equal to the potential of the 
Test Supply can be recorded across a pair of bars. This will occur when the pair of 
bars being tested is connected to an open circuited winding. According to tests carried 
out by the author, the typical Test Supply potential when setting the aforementioned 
range, is between ten and fifteen volts (10V to 15V) depending on the type and rating 
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of the armature under test. As will be explained in chapter five the first stage in the 
input circuitry is more than capable of handling these values as well as negative input 
potentials, as in the case when the polarity of the Test Supply Current, or the 
orientation of the input test probes is reversed. The ADC input stage however, cannot 
handle such potentials. The ADC absolute maximum rating for the input pin is 
positive 6 volts to negative 0.3V (+6V to -0.3V). It is for this reason that an Analogue 
Switch (MAX 4622) is placed on the ADC input line. This switch is only switched on 
by the CM when the interfacing analogue circuitry confirms that the potential on the 
ADC input line is safely within its operating range. This circuitry is explained in 
Chapter 5, Section 5.3. 
 
If the CM P0.2 is High (1), the Analogue Switch is off due to the input value being 
out-of-range. In this case 1111 1111 (binary code) is transmitted as the High Byte and 
1111 1110 (binary code) is transmitted as the Low Byte to the GUI as the reading for 
the pair presently under test. Upon receiving this value the GUI immediately 
recognises the out-of-range reading and displays a possible open circuit on this pair of 
bars. After this transmission the CM sits in a wait loop, waiting for the GUI to 
transmit the Continue Test prompt, i.e. ‘E’. Note that in order to facilitate the 100 
reading additional feature, a second prompt is used to verify that all 100 readings have 
been captured. This prompt is the ASCII code for the character ‘S’. More details on 
this additional feature will be provided in Chapter 6. 
 
If P0.2 is low, the Analogue Switch is switched on and the ADC can read the input 
potential. The ADC control pins are then prompted and read by the CM in order to 
capture a reading. The High Byte is stored in the CM register 5, R5 and the Low Byte 
is stored in the CM register 3, R3. See Appendix K for a list of the registers used for 
both the AM and CM.  
 
The next step is to check if R5 holds 1111 1111 and R3 holds 1111 1110. This is the 
previously mentioned out-of-range default value. If the default value has been 
recorded, the value held in R3 is changed to 1111 1111. This new value and the out-
of-range default value should normally not be recorded on a non-fault bar. As 
discussed in Chapter 3, the ASCII code for the letter ‘z’ is transmitted to the GUI 
before the High Byte (the value held in R5) of the captured reading is transmitted to 
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the GUI. The ASCII code for the letter ‘y’ is transmitted to the GUI before the Low 
Byte (the value held in R3) of the captured reading is transmitted to the GUI. The CM 
then waits for the GUI to process the transmitted data and inform the CM that it is 
ready to continue by transmitting an ‘E’ (the Continue Test prompt). 
 
 On receiving this prompt the CM again tests if flag 04H is set High (1). If it is not set 
High, then using P0.7 and P2.2 as described above, the CM communicates with the 
AM to inform it that the reading has been successfully captured, transmitted and 
analysed and that it should ready itself to proceed with the next task in the process. If 
the flag 04H is set, then this communication process is skipped as mentioned earlier. 
The CM then switches off the analogue switch on the ADC input line in order to 
protect the ADC in the event of an out-of-range input value on the next pair of bars. 
The subroutine is then exited and control is returned to the calling program at the 
statement immediately following the CALL instruction.  
 
4.1.6 ADC Control 
 
The ADC control pins and the associated connection pins on the CM are listed below. 
The CS , Convert Start ADC input pin, is connected to the CM P3.5 pin which is 
configured as an output pin. The R/C , Read/ Convert  ADC input pin is connected to 
the CM P2.0 pin which is configured as an output pin. The EOC , End Of Conversion 
ADC output pin, is connected to the CM P2.1 pin which is configured as an input pin.  
 
And finally, the HBEN, High-Byte Enable ADC input pin is connected to the CM 
P3.3 pin which is configured as an output pin. Figure 4-11 depicts the flow diagram 
that describes the process that is followed when the ADC captures a reading. Figure 
4-12A depicts the flow diagram that shows the steps taken by the CM to implement 
the process followed in Figure 4-11. Figure 4-12B depicts the timing diagram for the 
ADC control process. See Appendix J to view the ADC (MAX 1166) datasheet. 
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FIGURE 4-11: FLOW DIAGRAM FOR THE ADC CONTROL PROCESS 
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Clear P3.3 
(For Low Byte on 
Data Bus)
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Time Delay > tDO
Set P3.3 
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Data Bus)
Time Delay > tDO1
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FIGURE 4-12A: FLOW DIAGRAM OF STEPS TAKEN BY THE CM TO 
IMPLEMENT THE ADC CONTROL PROCESS 
A (pp. 143) 
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The control process is as follows: to start up the ADC and enable acquisition mode, 
the R/C pin must be held low during the CS falling edge. This is the CS  first falling 
edge. The above is accomplished by the CM by Clearing (0) P2.0 and after a short 
delay, also Clearing (0) P3.5. Both P2.0 and P3.5 would have been set at the end of 
the previous reading or acquisition cycle or in the case of the first reading to be taken, 
these ports would have been set by the ‘dummy’ conversion cycle as mentioned 
earlier. Next, to start a conversion and choose the ADC ‘Standby Mode’ option, 
R/C must remain Low (0) during the CS second falling edge. (The second CS  falling 
edge will start the conversion process and the logic level of R/ C  during this falling 
edge will determine the mode of operation).  
 
To accomplish this, after a delay that is greater than the stipulated tCS (i.e. the 
minimum time that the CS pin should be held Low (0) before setting it High (1)) the 
CS pin is set High (1). Then after a delay that is greater than tCHS (i.e. the minimum 
time that the CS pin should be held High (1) before setting it Low (0)) the CS pin is 
set Low (0) to produce the second falling edge. Note that the time between the first 
and second falling edge, tACQ, is the acquisition time and cannot be less than the 
stipulated 4.7µs. Hence the sum of tCSL and tCHS must be greater than or equal to tACQ, 
as shown in Figure 2, Page 8 of the MAX 1166 datasheet. 
 
Note that for Standby Mode the R/ C pin is held low during the second CS falling 
edge. In this mode the reference and buffer remain powered up after a conversion 
cycle. For Shutdown Mode the R/C pin is held high during the second CS falling 
edge.  In this mode the reference and buffer are powered down after a conversion 
cycle. The advantage of Standby Mode over Shutdown Mode is that in the case of the 
Standby Mode there is no need to wait for the internal reference to wake up and settle 
and to run a ‘dummy’ conversion before a new acquisition and conversion cycle takes 
place. The ADC can simply exit Standby Mode and begin an acquisition and 
conversion cycle 
 
After the CS second falling edge the CM waits to the EOC pin to drive Low (0). This 
signals the end of a conversion and occurs on the expiration of the conversion time, 
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tCONV, following the CS second falling. When P2.1 is driven Low (0) the wait loop is 
exited and the Low-Byte can be put on the ADC eight–bit output bus. In order to read 
the Low-Byte certain conditions must first be satisfied. These are that the R/C pin 
must be held High on the CS  third falling edge and the HBEN pin must be held Low. 
This is done as follows:  after a delay of tDV
2 (i.e. the minimum time that has to elapse 
after EOC  is driven Low (0) and before the CS third falling edge), the CS  pin can be 
driven Low (0) to produce the third falling edge. But this pin is not driven Low until it 
is first driven High (to recover from the last falling edge transition) and P2.0 is driven 
High.  
 
After the third falling edge, a delay that is greater than tDO is enforced to allow for 
valid data to be put on the eight-bit output bus. Then by setting HDEN High (1) and 
waiting for a period grater than tDO1 (i.e. the time that is required for valid data to be 
put on the eight-bit output bus after toggling HBEN), the High-Byte is put on the 
eight-bit output bus. After the CM has recorded and stored the high and low bytes of 
data that was output by the ADC, P3.5 is set High (1) hence driving the CS  pin High 
(1). The process of driving the CS  pin high after the CS  third falling edge forces the 
ADC eight-bit output bus into a high impedance state and readies the device for the 
next acquisition and conversion on the next CS  falling edge.  
 
The EOC pin is also forced High (after a time delay determined by tEOC) on this CS  
raising edge. Note that the next acquisition should be initiated after a delay period 
greater than tBR (i.e. Bus Relinquish Time) as stipulated for best results by the 
manufacturer. This delay period is more than compensated for by the execution time 







Note that the CS third falling edge can occur immediately after EOC  is driven Low, as tDV is stipulated as     
  a minimum of 0ηs  
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4.2 Automation Microcontroller 
 
The Automation Microcontroller (AM) controls the Physical Test Station based on 
input signals received from the Physical  Test Station itself, as well as commands and 
prompts received from the CM and the GUI via the CM.  
FIGURE 4-13: SYSTEM BLOCK DIAGRAM 
 
This section will describe the tasks undertaken by the AM and the manner in which 
these tasks are executed. As the previous section, The Communications 
Microcontroller, provided detailed explanations on all the relevant microcontroller 
functionalities, such as Timers, Interrupts, Subroutines etc, this section will 
concentrate solely on discussing the AM’s use of these functionalities to efficiently 
complete specific tasks. In order to provide an overview of the AM’s process flow, a 
diagrammatic depiction is presented in the form of a flow diagram in Figure 4-15. 
 
4.2.1 Explanation of functions, tasks and flow process 
 
The program for the AM was developed using three control levels based on interrupts 
and interrupt priorities. The first level is the base level, where the Main program has 
control. Here the required initialisations are carried out as well as the control and 
timing of the Armature Drive Motor and the calling of Error 1 subroutine, should 
Error 1 occur. When a pair of bars is detected, External Interrupt 1 is triggered and the 
External Interrupt 1 Interrupt service routine assumes control thereby entering the 
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Motor, the lowering and raising of the Detection Unit, switching of the Test Current, 
communication with the CM in order to capture the volt-drop readings and calling of 
error subroutines should the associated errors occur. The third level is the domain of 
the External Interrupt 0 (EX0) ISR. EX0 is assigned a higher priority than EX1 and 
can therefore interrupt the EX1 ISR as in the case when the test probes have reached 
the surface of the detected bars. In fact this is the function of EX0, i.e. to ascertain the 
status of the Detection Unit. When the test probes reach the surface of the bars EX0 is 
triggered, the Detection Unit Drive Motor is stopped, and the time period taken for the 
probes to be lowered to the surface of the bars is recorded in the EX0 ISR. EX0 is 
also triggered when the test probes have been raised to their initial position. 
 
In summary, the base level allows for initialisations and also prompts the Armature 
Drive Motor to begin the rotation of the armature under test. When a pair of bars is 
detected EX1 is triggered and EX1s ISR is initiated as the second control level and 
assumes control from the base level. In the EX1 ISR, the Armature Drive Motor is 
stopped, the Detection Unit Drive Motor is prompted to lower the Detection Unit and 
the Test Current is switched on. The time taken for the test probes to reach the bars 
allows the test current to settle. Once the test probes on the Detection Unit reach the 
surface of the bars EX0 is triggered, the EX1 ISR is interrupted and the EX0 ISR 
executes, initiating control level three and assuming control from the EX1 ISR. When 
the EX0 ISR has stopped the Detection Unit Drive Motor and completed recording 
the relevant times, the ISR is exited and control is handed back to the EX1 ISR hence 
control level two.  
 
The EX1 ISR then proceeds to communicate with the CM and a volt-drop reading is 
taken after which the Detection Unit Drive Motor is prompted to raise the Detection 
Unit. When the Detection Unit Drive Motor reaches its initial position EX0 is again 
triggered thereby initiating control level three and assuming control from the EX1 ISR 
and control level two. The EX0 ISR stops the Detection Unit Drive Motor and exits 
handing control back to EX1 ISR and control level two. EX1 ISR is then also exited 
and control is handed to the base control level and the Main program. Based on the 
commands from the GUI via the CM, the cycle is repeated until the last bar is tested. 
See Figure 4-14 for a diagrammatic representation of the above discussion. A more 
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detailed explanation of the Automation Microcontrollers process flow follows after 
Figure 4-15. 
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FIGURE 4-15: FLOW DIAGRAM FOR THE AUTOMATION 
MICROCONTROLLER 
 
The AM first executes an initialisation process in which all the timers, interrupts and 
input/output ports that will be utilised for the duration of a test are initialised. 
Thereafter, the AM waits for the start pulse from the CM on P1.0. Upon receiving this 
pulse, the AM tests P1.6 to ascertain whether the test will be run in the Automated or 
Manual mode. If P1.6 is High (1) then the Manual mode has been selected and the 
AM initiates Powerdown mode. If P1.6 is Low (0) then Automated mode has been 
selected and the AM then Sets (1) and Clears (0) P0.1, which is responsible for 
signaling ‘Increment The Number Of Bars’.  
 
The AM then waits for the GUI to inform it, via the CM, whether or not the last pair 
of bars has been tested. If P3.0 is Low (0), then the last pair of bars have been tested 
and the AM waits for the End command from the GUI via the CM. Once this is 
C (pp. 152) D (pp. 152) 
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received, the AM enters Powerdown mode. If P3.0 is High (1), then the last pair has 
not been tested and the command is given to the Armature Drive Motor to initiate the 
rotation of the armature under test by setting P0.4 High (1). The AM then waits for 
the next pair of bars to be detected while timing the period between the initiation 
command and when the pair of bars has been detected. Detection of a pair of bars 
triggers External Interrupt 1 (EX1). If EX1 is not triggered before a maximum 
allowable time for detection is exceeded, Error 1 has occurred and the associated 
subroutine is called. Recall that Error 1 occurs when a pair of bars has not been 
detected within the maximum allowable time. The maximum allowable time for 
detection for each of the first three pairs is a preset value of 10 seconds.  
 
The time duration recorded on the third pair of bars is stored to be used to calculate a 
tolerance or the maximum allowable time for the detection of a pair of bars after 
initiating the rotation of the armature under test. This new maximum allowable time 
will be the Detection Reference Time for the duration of the test. The time recorded 
on the third pair plus twenty percent is used as the reference value, i.e.  
 
Detection Reference Time = Third Pair Time Recording x 1.2 
 
From the fourth pair of bars onwards, if EX1 is not triggered before the Detection 
Reference Time has expired, Error 1 subroutine is called. The use of the Detection 
Reference Time allows for greater control of the system as the unique reference value 
that is used for the duration of the test is based on the bar widths and spaces between 
the bars of the particular armature under test. In this way an error is detected sooner 
than if a preset value that catered for all armatures was used, hence the possibility of 
excessive damage to the system and the armature under test due to a system error is 
reduced. The reason that the Detection Reference Time is calculated based on the time 
recorded for the third pair of bars is simply because the system is given time to settle 
during the first and second cycles. 
 
The question that now arises is what happens if a detection error occurs on the third 
pair of bars, i.e. when the time is being recorded to calculate the Detection Reference 
Time? The answer is that if Error 1 was called before External Interrupt 1 was 
triggered, then a time period will not be recoded as all time recordings is done by the 
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External Interrupt 1 interrupt service routine (ISR). The Error 1 subroutine does not 
have the capability to perform any time interval recording. Hence the value that will 
be used to calculate the Detection Reference Time will now be recorded on the next 
detection cycle, i.e. on the forth pair of bars. However, to introduce redundancy, the 
Error 1 subroutine also takes appropriate measures when this event occurs. Note that 
the use of timers to record time, set preset intervals and introduce delays is discussed 
in Section 4.1.4.  
 
When a pair of bars has been detected before the Detection Reference Time has 
exceeded, hence triggering EX1, the rotation of the armature under test is immediately 
stopped by Clearing (0) P0.4. The rest of the process from this point onwards is 
executed in the External Interrupt 1 ISR. From this ISR, the signal to the Detection 
Unit Drive Motor to begin lowering the Detection Unit is given. The Test Current is 
also switched on by Setting (1) P2.7. The Test Current is switched on before the Test 
Probes on the Detection Unit reach the bars as opposed to when they are already on 
the bars. This is done to prevent large voltage spikes due to the switching of the large 
test current to the inductive load (i.e. the inductance (L) of the armature under test), 
from damaging the input circuitry.  
 
The Test Probes must not be confused with the Test Current Probes. The Test Current 
Probes are the probes from which the Test Current is injected though the armature 
under test via an IGBT. The Test Current Probes are lowered onto the commutator 
and are fixed into place at the start of the test and are in no way attached to the 
Detection Unit. These probes are not raised off or lowered onto the commutator as in 
the case of the Test Probes on the Detection unit. The Test Current is switched on 
when a reading is to be taken and is switched off when a reading is complete and the 
Test Probes have been raised off the surface of the commutator.  
 
The Test Current probes are never raised off the surface of the commutator at any 
time during the test. When the IGBT is switched off, the collapsing magnetic energy 
that is stored in the armature is dissipated via an onboard fly-back diode. Fly-back 
diodes are a standard feature on most modern IGBT units and are built into the 
semiconductor structure of the IGBT to provide onboard protection in a single unit. 
The Test Current is switched on between 2 and 4 seconds after it was last switched off 
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depending on the speed of rotation and the spacing of the commutator bars. The low 
switching frequency allows for sufficient time for the stored magnetic energy to be 
dissipated via the onboard fly-back diode hence there is no arcing. 
 
The spring mounted Test Probes are fixed onto the Detection Unit. These probes are 
lowered and raised when a reading is to be taken. A minute current flows through 
these test probes due to the extremely high input impedance of the Data Acquisition 
Module, more specifically the input impedance of the precision Instrumentation 
Amplifier, the INA 118, as discussed in Section 5.3. It is due to this high input 
impedance and the low Test Supply Voltage of typically +15VDC maximum that 
arcing does not occur when the test probes are raised off and lowered onto the 
commutator when the Test Current is flowing through the armature. Tests on the Data 
Acquisition Module proved that no arcing takes place when the test probes are raised 
off and lowered onto the commutator while a Test Current was allowed to flow 
through the armature. 
 
The only undesirable electrical effect that would have to be catered for is the 
bouncing of the input signal due to the mechanical bounce created when spring loaded 
test probes make contact with the surface of the bars. This bounce will create 
oscillations in the input signal however, the amplitude of these oscillations should not 
exceed the amplitude of the input signal when it has settled. This means that although 
there will be oscillations due to the bounce, there will be no voltage spikes as created 
when switching the Inductive load. In order to cater for the above-mentioned 
oscillations, the ADC is instructed to perform acquisition and conversion only after a 
delay period has been enforced. 
 
If the test probes on the detection unit do not reach the surface of the bars within a 
preset time then Error 2 occurs and the associated subroutine is called. When the test 
probes do reach the surface of the bars within the allocated time, the Detection Unit 
outputs a signal which triggers External Interrupt 0 (EX0). As mentioned previously, 
EX0 is assigned a higher priority than EX1. Error 2 will be initiated when the preset 
allowable time of ten seconds, for reaching the surface of the bars, expires before EX0 
is triggered. If EX0 is triggered before the aforementioned time expires, the EX0 ISR 
is initiated. The EX0 ISR stops the Detection Unit Drive Motor and stores the time 
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that was taken for the test probes to reach the surface of the bars by copying the 
values held in the timer registers. Once on the surface of the bars, the AM signals the 
CM that a volt-drop reading can now be taken be Setting (1), P0.0. The AM then 
waits for one of two signals from the CM. The first is the signal received on P1.7, 
which informs the AM that the reading has successfully been taken by the CM, 
transmitted to the GUI, analysed and stored. Now both the GUI and the CM are ready 
to proceed.  
 
The second signal is received on P3.1, which informs the AM that the maximum 
allowable time that the Test Current can be switched on for an individual volt-drop 
reading has been exceeded. The timing of the Test Current on-time is carried out by 
external interfacing circuitry and is discussed in Section 5.1.6. If P3.1 is Set (1) before 
P1.7, Error 3 has occurred. The Error 3 subroutine is then called and due to the 
severity of the effects of such high currents being applied to the armature under test 
for a prolonged period of time, an Emergency Stop is automatically initiated and the 
AM immediately halts the task that was being carried out, switches off the Test 
Current by Clearing (0) P2.7 and safely shuts the system down before entering 
Powerdown mode. If however, P1.7 is Set (1) before P3.1 then the volt-drop reading 
will be captured with no system irregularities and the process flow continues as 
normal. 
 
The next step is to prompt the Detection Unit Drive Motor to begin raising the test 
probes off the surface of the bars. Here again EX0 is triggered when the Detection 
Unit reaches its initial position. If, however, EX0 is not triggered before the maximum 
allowable time has elapsed Error 4 occurs and the associated subroutine is called. This 
maximum allowable predetermined time for this process is called the Unit Raising 
Reference Time. This period is derived by adding twenty percent of the time taken for 
test probes to reach the surface of the bars (during lowering) to the recorded time 
itself, i.e. 
Unit Raising Reference Time = Recorded Test Probe Lowering Time x 1.2 
When EX0 is triggered before the Unit Raising Reference Time expires, the Detection 
Unit Drive Motor is stopped and control is returned to the EX1 ISR, which in turn 
returns control to the Main program. The Main program then transmits an Increment 
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signal to the GUI via the CM and waits for the response. This cycle continues until 
each pair of bars on the commutator of the armature under test has been tested. 
 
4.2.2 Initialisation and main program 
 
The Main program is responsible for performing all the required initialisations on 
startup. This includes the initialisations of the input/output ports, timers, interrupts 
and interrupt priorities. The above-mentioned initialisations can be viewed in Code 
Extract 4-14.  
CODE EXTRACT 4-14: AUTOMATION MICROCONTROLLER INITIALISATION 
 
The first six statements redirect the program counter (PC) to different locations in 
program memory (ROM), via labels, when vectoring off to the defined addresses (i.e. 
in this case 0H, 0003H, and 0013H). The starting location or address for a program is 
0H, this is the system reset vector address. Once at this location, a Long Jump (LJMP) 
to the label Main is initiated. This label is the starting point of the Main program. 
Similarly, when interrupts are triggered, the PC is loaded with the default vectoring 
address of the associated ISR. Once at that address, the program is redirected to 
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locations in memory where the associated ISR resides using LJMP statements. This is 
because the eight-byte provision made for ISR’s is too small to cater for the ISR’s 
needs. The main program memory space is available from 0030H, as the space from 
0000H to 002FH is allocated to system reset and ISR code. The statement below, 
 
initiate the timers using the TMOD SRF. Both Timer0 and Timer1 are initialised as 
sixteen-bit timers. Interrupt priority is assigned using, 
 
where, as discussed earlier, External Interrupt 0 is assigned a higher priority than 
External Interrupt 1. The statement, 
 
is used to initialise the required interrupts which are, External Interrupt 0 and External 
Interrupt 1. Following these statements, the input/output ports are initialised by setting 
the port pins that are to be used as inputs High (1) and setting the port pins that are to 
be used as outputs Low (0). The EQU directive is used to assign a numeric value to 
the associated symbol. This symbol is then substituted whenever this value is to be 
used. For example, the statements below make use of COUNT2 symbol to access its 
associated numeric value which, referring to Code Extract 4-14, is 50 000. The 
negative sign implies 50 000 less than the timer overflow value of 0H. 
 
Here the high byte of -50 000 is loaded into register R1 and the low byte is loaded 
into register R2. The timer high and low byte registers are loaded in the same manner. 
See Appendix L for the AM source code. Following the initialisation steps, the Main 
program clears all flag bits (located in general purpose RAM) that are to be used in 
the program. This is done as a precaution. See Appendix K for a list of flags used. 
Following this step, the AM initiates and waits for communication signals from the 
CM. It then waits in a loop for the start signal from the CM. On receiving this signal it 
ascertains the mode of operation. Thereafter, the AM Clears (0) P0.5, in order to clear 
the D Flip-Flops that provide the interrupt trigger signal when a pair of bars have been 
detected. This is also a precautionary measure taken to ensure that the flip-flops are in 
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a known state. The AM then enables the interrupts, transmits the increment signal (on 
P0.1) to CM and after an enforced delay created by calling the DELAYLOOP 
subroutine, it waits for a Continue pulse/signal (when the last pair of bars have not 
been tested) or an End signal (when the last pair of bars have been tested) on port pins 
P3.0 and P1.1 respectively. The DELAYLOOP subroutine is used often in the 
program to enforce a one second delay and will be discussed in length under 
Subroutines.  
 
If a Continue pulse was received the AM then determines if the pair of bars to be 
tested is pair one, two or three or if it is pair four or above using flags 00H, 01H and 
02H. This is done for the following reason. As the reader may recall, a Detection 
Reference Time is calculated using the values stored in the timer registers when the 
third pair was being tested. The Detection Reference Time is then used as a tolerance 
for the detection period for the fourth pair of bars onward. Hence if the AM ‘knows’ 
that pair four or greater is being tested, the Detection Reference Time is used as a 
reference instead of the preset maximum allowable time of ten seconds that is used for 
bars one, two and three. 
 
After this point, the AM waits for either the maximum allowable time (using the 
appropriate value) to expire or External Interrupt 1 to be triggered when a pair of bars 
has been detected. The Main program does this by checking if the EX1 flag, 04H, has 
been set.  This flag is set at the start of the EX1 ISR and serves to flag or signal the 
ISR execution event. Once the Armature Drive Motor has been prompted to start, the 
timers whose registers have been loaded with the appropriate values, are also 
started/triggered. Once the preloaded time has expired, the status of flag 04H is 
checked, as shown in Code Extract 4-15. The reason3 that this flag is always tested at 
this point is that the preloaded time either expires due to an error or it is forced to 
expire by reloading the timer and R3 registers with values that are slightly less than 
the allowable time hence causing this allowable time to expire almost immediately 
after the EX1 ISR is exited.  
 
3
Note that the preloaded time always expires. Hence, a check has to be made to verify if it expired due to having 
exceeded the maximum allowable time or if it was forced to expire due the External Interrupt ISR. 
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When EX1 is triggered the timers are paused, the ISR handles the interrupt and 
control is returned to the timers which will resume their count from the new “forcing” 
reloaded value until the maximum allowable value has been reached. So upon 
completion of this count, the Main program has to check if EX1 had been triggered 
and if the ISR had been initiated by testing flag 04H. If EX1 ISR had indeed been 
initiated (flag 04H is High (1)) then no error would have occurred.  However if flag 
04H was Low (0) at this point, then the EX1 ISR had not been initiated before the 
maximum allowable time was exceeded and an error is reflected. 
 
CODE EXTRACT 4-15: EXTERNAL INTERRUPT 1 FLAG 04 H TEST 
 
Note that prior to exiting the EX1 ISR, the timers are reloaded with values that force 
the them to overflow almost immediately, hence eliminating the need to wait for the 
timer to count for the remainder of the preloaded duration, as shown in Code Extract 
4-16. 
CODE EXTRACT 4-16: TIMER REGISTER RELOADED “FORCING” VALUES 
 
If the predefined duration is exceeded before EX1 is triggered then Error I subroutine 
is called and upon regaining control from the subroutine the Main program loops back 
to the block of code below, 
CODE EXTRACT 4-17: START / RESTART LOOP 
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where it waits for a Continue or End signal from the CM. The Error 1 subroutine will 
be discussed in detail under the section entitled Subroutines. If the triggering of EX1 
is first to occur then the program vectors to the EX1 ISR where the interrupt is 
handled and after completion of this process, the timers are reloaded and control is 
handed back to the Main program. From this point a jump is initiated and the Main 
program enters a wait loop where it waits for a Continue or End signal from the CM, 
as shown in Code Extract 4-17. 
 
This entire process is repeated until the last pair bars have been tested and is identified 
as having been completed by the reception of an End signal from the CM. 
 
4.2.3 Interrupts and Interrupt Service Routines (ISRs) 
 
External Interrupt 1 and External Interrupt 0 are the only interrupts enabled for use by 
the AM. The interrupt priority is assigned such that External Interrupt 0 has a higher 
priority than External Interrupt 1 and can therefore interrupt the External Interrupt 1 
Interrupt Service Routine (ISR) when the associated triggering event occurs. External 
Interrupt 1 is triggered on the detection of a pair of bars by the optical sensor. The 
EX1 ISR then takes control for the duration of that test cycle except for when 
External Interrupt 0 is triggered and EX0 ISR briefly assumes control. External 
Interrupt 0 is triggered when the test probes reach the bars under test, when the test 
probes are raised to their initial position, when an Emergency Stop is initiated by 
pressing the Emergency Stop switch (on P1.5) on the Test Station or if one of the 
systems Safety Interlocks are triggered. Safety Interlocks are switches on access 
points to the test area, e.g. gates or doors. When a gate or door is opened during a test, 
the Safety Interlock is triggered. This is a safety measure implemented to prevent 
unauthorised staff from entering the test area while a test is in progress. Each interrupt 
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4.2.3.1 External Interrupt 1 and External Interrupt 1 ISR 
 
External Interrupt 1 is triggered when the optical sensors on the detection unit detects 
a pair of bars and signals this event via a D flip-flop and an interfacing digital 
network. On triggering this interrupt, the program is immediately paused and the 
program vectors off to the location in memory that is allocated to the EX1 ISR 
(0013H). Due to its size, eight bytes is too little space to contain the entire ISR. The 
ISR has to therefore be located elsewhere in memory and identified by a label. Once 
at the vectored address, i.e. 0013H, a long jump is initiated to the ISR using the label 
EX1ISR to identify the ISR’s location in memory. The label is the beginning point of 
the ISR and once identified, the ISR executes and returns control to the interrupted 
program i.e. the Main program in this case using the Return Form Interrupt (RETI) 
statement. Figure 4-16 depicts the flow diagram for the EX1 ISR and Code Extract 4-
18 shows the EX1 ISR coding. 
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Start 
(ISR)
Stop Armature Drive 
Motor (P0.4)
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Clear D Flip-Flops 
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the 3rd pair of 
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READING
Raise the Detection 







A (pp. 165) 
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FIGURE 4-16: EXTERNAL INTERRUPT 1 ISR FLOW DIAGRAM 
A (pp. 164) 
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On entering the ISR, the first task carried out is to stop the rotation of the Armature 
Drive Motor by Clearing (0) P0.4 and also stopping the Timers by Clearing (0) TR1 
and TR0. The next task is to Clear (0) the D flip-flops that produce the triggering 
pulse. This is accomplished by setting port pin P0.5 High (1) for a short period before 
clearing it again. This is done to ensure that the D flip-flops are in a known state for 
the next detection cycle. The operation of the input detection circuitry will be 
discussed in Chapter 5. Next, the EX1 flag, 04H, is set. This indicates to the Main 
program that External Interrupt 1 was triggered and that EX1 ISR did execute.  
 
Following this, the ISR checks whether the pair of bars that were detected are the 
third pair. If it is the third pair, then the values that are stored in the timer registers are 
copied into registers R4 (high byte) and R5 (low byte).  Further, the value stored in 
register R3 (Timer 1 overflow count) is copied into register R6 in Register Bank 0, 
see Appendix K. These values are used in the calculation of the Detection Reference 
Time. (Note that the use of Timers will be discussed later in the chapter under the 
section entitled Timers).  
 
The Detection Unit Drive Motor is prompted to begin lowering the unit and the test 
probes onto the surface of the commutator by calling the RUN_DWNX subroutine. 
Once the test probes are on the surface of the bars the READING subroutine is called. 
This subroutine communicates with the CM READING subroutine in order to capture 
a volt-drop reading for that pair of bars. When the process reading is complete the 
RUN_UP subroutine is called to raise the bars to its initial position. Note that all 
subroutines will be discussed in the section entitled Subroutines. 
Finally, prior to exiting the ISR and returning control to the Main program, the timer 
registers and the Timer 1 overflow count register, R3, is reloaded with values that will 
force an almost immediate timer overflow thereby forcing the maximum allowable 
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4.2.3.2 External Interrupt 0 and External Interrupt 0 ISR 
External Interrupt 0 is triggered when the test probes on the Detection Unit has 
reached the bars under test (when the unit is being lowered), the test probes have been 
raised to their initial position (when the unit is being raised), when an Emergency stop 
has been initiated (by pressing the Emergency Stop switch on the Test Station) or if 
one of the systems Safety Interlocks are triggered. When triggered the program 
vectors off to 0003H where it is redirected using a jump statement to the location in 
memory where the label EX0ISR resides. The location of this label is the beginning 
point of the EX0 ISR code. An explanation of the EX0 ISR is provided with reference 
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FIGURE 4-17: EX0 ISR FLOW DIAGRAM 
A (pp. 169) B (pp. 169) 
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CODE EXTRACT 4-19: EX0 ISR CODING 
 
The first task undertaken by the interrupt service routine is to test port pin P1.5. If this 
pin is High (1) then EX0 was triggered by the initiation of an emergency stop or one 
of the systems Safety Interlocks was triggered. The ISR then jumps to the End label 
where the input/output ports are cleared and Powerdown mode is entered into. If P1.5 
was Low (1) then the interrupt was triggered by the test probes reaching the surface of 
bars when being lowered or its initial position when being raised.  
However, the ISR has to further ascertain if the interrupt was triggered while the 
ERROR READING PROCEDURE Subroutine was being executed by testing flag 
0EH. This flag is Set (1) by the ERROR READING PROCEDURE Subroutine when 
a manual reading has to be taken due to an error and when it is Set (1), the EX0 ISR is 
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to ignore the interrupt and exit the ISR. The ERROR READING PROCEDURE 
Subroutine will be further discussed later in this chapter. When flag 0EH is tested and 
found to be Low (0), the interrupt was not triggered during the execution of the 
ERROR READING PROCEDURE Subroutine. Both the raising and lowering motion 
is then stopped by Clearing (0) the port pins responsible for prompting the action, i.e. 
P0.2 and P0.3 respectively. Thereafter, the Timers are stopped by Clearing (0) TR1 
and TR0. Following this, flag 0CH is tested. This flag is set by the RUN_UP 
subroutine to indicate that the Detection Unit was in the process of being raised at the 
moment of the interrupt.  
If 0CH is set, i.e. High (1), the Detection Unit was being raised before the ISR, which 
means that a reading was already completed and the test probes are off the surface of 
the bars and at its initial position when this interrupt was triggered. It is then required 
that the Test Current is switched off, and this is accomplished by Clearing P2.7. If 
flag 0CH was not set, i.e. Low (0), then the interrupt was triggered when the test 
probes reached the surface of the bars in order to take a volt-drop reading. The Test 
Current is therefore left on. After this process a delay is enforced by calling the 
DELAYLOOP subroutine.  
The EX0 flag, 08H, is then set to indicate that this interrupt has been triggered and 
that the associated ISR has executed. Next, flag 0CH is retested. In this case if the flag 
is not set (which implies that the interrupt was triggered when the Detection Unit was 
being lowered) the values in the timer registers are stored in Register Bank 1, register 
R1 (high byte) and R2 (low byte).  
The Timer 1 overflow value that is stored in register R3 is copied into register R7 in 
Register Bank 0, see Appendix K. These values are recalled and used to calculate the 
Unit Raising Reference Time. Register Bank 0 is accessed using the Mode bits RS0 
and RS1 in the Program Status Word Register (PSW), see Table 4-11 and Table 4-12. 
By setting RS0 =1 and RS1 = 0, the eight registers, R0 to R7 in Register Bank 1 can 
be accessed. 
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And by resetting RS0 =0 and RS1 = 0, the eight registers, R0 to R7 in Register Bank 
0 can be accessed  







TABLE 4-11: PROGRAM STATUS WORD REGISTER (PSW) SUMMARY 






TABLE 4-12: REGISTER BANK SUMMARY – SOURCE: THE 8051 
MICROCONTROLLER 
Prior to exiting and returning control to EX1 ISR the timer registers and the Timer 1 
overflow count register, R3, are reloaded to force an almost immediate timer overflow 
hence forcing the maximum allowable time to be exceeded, as discussed earlier. 




Bit Symbol Bit Address Description 
PSW.7 CY D7H Carry Flag 
PSW.6 AC D6H Auxiliary Carry Flag 
PSW.5 F0 D5H Flag 0 
PSW.4 RS1 D4H Register Bank Select 1 
PSW.3 RS0 D3H Register Bank Select 0 
PSW.2 OV D2H Overflow Flag 
PSW.1 - D1H Reserved 
PSW.0 P D0H Even Parity Flag 
RS1 RS1 Bank Address 
0 0 0 00H – 07H 
0 1 1 08H – 0FH 
1 0 2 10H – 17H 
1 1 3 18H – 1FH 
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4.2.4 Timers and Timer Operation 
 
The Automation Microcontroller makes use of both Timer 0 and Timer 1 in the 
Sixteen-Bit Timer mode as initialised at the beginning of the program. This means 
that the timer counts in 1µs intervals from 0000H to FFFFH. On a FFFFH to 0000H 
transition an overflow occurs and the Timer Overflow Flag, TFx, is set. Both timers 
are used together with an overflow count register, R3, to time the duration of certain 
events/processes. The timer registers as well as the overflow count register are also 
reloaded with predefined values so that an event is allowed a maximum time in which 
to occur. Timer 0 is also used to enforce a delay of one second when the 
DELAYLOOP subroutine is called. 
 
Timer 0 and Timer 1 are used to time how long an event takes to complete (when 
raising or lowering the Detection Unit) or how long an event takes to begin (When 
waiting for a pair of bars to be detected). To store the timer register and overflow 
count register values the following procedure is used referring to Figure 4-18 and 
Code Extract 4-20. 
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Start




Register (R3) with 200
Pre-load Timer 0 
registers with 0H
Load Timer 1 High and 
Low Byte registers 
with R1 and R2 
respectively
Trigger both timers










A (pp. 176) B (pp. 176) 
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Is  
R3 = 0 
?






FIGURE 4-18: FLOW DIAGRAM FOR THE INTERVAL TIMING PROCEDURE 
CODE EXTRACT 4-20: CODING FOR THE INTERVAL TIMING PROCEDURE 
 
The process begins with Timer 1 being preloaded with the values associated with 
the COUNT2 symbol, i.e. –50000. This value is negative because it has to be 
loaded as 50000 less than the overflow value which for a sixteen-bit counter is 
0000H (recall that at an overflow occurs on a FFFFH to 0000H transition). 
Registers R1 and R2 are preloaded with the high and low bytes respectively of the 
COUNT2 value, i.e. –50000. R1 and R2 are later used to load the Timer 1 high 
and low byte registers respectively. Thereafter, the Timer Overflow Register is 
A (pp. 175) B (pp. 175) 
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preloaded with 200. This means that a maximum of 200 cycles of 50000µs 
duration will be counted, i.e. 
  
50000µs x 200 = 10s 
 
This 10s is the maximum allowable time for an event to occur or begin and is the 
default allowable period when an interval is being timed in order to store the 
duration. If this time is exceeded before the event is completed or has begun, the 
Error subroutine associated with the interval being timed is called. 
 
After being loaded, Timer 1 is triggered and a count is started from the preloaded 
value to 0000H. While counting the Timer 1 Overflow Flag, TF1, is continuously 
tested in a loop. As soon as an overflow occurs, TF1 is set High (1) and the test 
loop is exited. The timer is stopped and the overflow flag is Cleared (0). Register 
R3 is then decremented to indicate that one 50000µs cycle has been completed. 
R3 is then tested to check if it holds a value of zero, indicating that 200, 50000µs 
cycles have been completed, hence implying that the 10s maximum allowable 
time has been reached.  
 
If this is the case, the timer has exceeded the maximum allowable time before the 
event being timed has occurred, therefore not stopping the timer in order to store 
the value. When this occurs the Error subroutine associated with the interval being 
timed is called. For every completed 50000µs cycle for which R3 does not hold 
zero after being decremented, a jump is initiated to the point where the timer 
registers are reloaded and then triggered to begin the next 50000µs cycle. The 
reader will note that Timer 0 is also triggered and stopped at the same time that 
Timer 1 is triggered and stopped. The only difference in the use of these two 
timers is that when being reloaded, Timer 1 registers are reloaded with –50000, 
i.e. 50000 counts below 0000H, and Timer 1 registers are reloaded with 0H. The 
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When the stored timer register and overflow count register, R3, values are used to 
calculate the Detection Reference Time and the Unit Raising Reference Time, the 
calculation subroutine (which will be discussed under Subroutines) subtracts the value 
remaining in R3 from the initially loaded 200, producing the number of 50000µs 
cycles that were completed during the interval that was timed. The number of cycles 
is not an accurate indication of the entire interval. For example, in the event that the 
timers were stopped due to an expected event 10255µs after the last 50000µs was 
completed and this cycle was the tenth cycle. The overflow count register, R3 will 
only hold the value after the last timer overflow i.e. 200 – 10 = 90. After being 
processed by the calculation subroutine, the value to be reloaded into the timers and 
overflow count register will be 200 –90 = 10. Because the reloaded value is just  
 
10 cycles x 50000µs = 0.5s 
and not the true value of, 
 
10 cycles x 50000µs  + 10255µs = 510255µs = 0.510255s, 
 
it is obvious that the 10255µs that was counted just before the timers were stopped is 
‘lost’. In order to capture the most accurate time for an interval this “lost” time must 
also be captured. This is where Timer 0 is important. Referring to Figure 4-19a, it is 
shown that when the timers are being loaded, Timer 1 registers are loaded –50000, i.e. 
50000 counts below 0000H. At the same time, Timer 0 is loaded with 0000H. When 
the timers are started they both count up from their preloaded values. When Timer 1 
reaches the FFFFH to 0000H transition and overflows, Timer 0 registers holds 50000. 
In this way Timer 0 is performing a positive count/timing, beginning at 0000H of the 
same period that is being counted/timed by Timer 1 from its preloaded value. 
 
 Figure 4-19b provides a true representation of the timer register values for the 
example given above. After the ten 50000µs cycles have been completed the timer 
registers are reloaded as described above, i.e. Timer 1 with a preloaded value and 
Timer 0 with 0000H. The timers are then triggered and the both begin the 
counting/timing process. When the an event occurs that stops the timers, Timer 1 
registers hold a value that is equal to the preloaded value plus the period that was just 
timed i.e. 10255µs. Or, put differently, Timer 1 registers hold a value that is 10255 
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counts closer to the FFFFH to 0000H transition than the preloaded value. But at the 
same instant Timer 0 registers holds exactly 10255. This is because the Timer 0 
registers were loaded with an initial starting point of 0000H and timed the exact 
period that Timer 1 did. This value, stored in the Timer 0 registers are used by the 
calculation subroutine to calculate the reload value for the time interval that has to be 
counted after the ten cycles have elapsed, hence providing a true reflection of the 
interval time.  
 
Although it is good engineering practice to obtain the most accurate values as 
possible, for the purposes of this project, such accuracy is not imperative as a twenty 
percent time duration is added to the recorded time (as an allowable tolerance) by 
adding twenty percent more cycles to the recorded completed cycled. This will be 
discussed in CALC_TIME subroutine. When counting down or timing an interval for 
which a calculated preloaded value is being used to verify that an event is completed 
or begins, before the preloaded interval expires, the use of only one timer is 
necessary.  
 
Here, the calculated number of 50000µs cycles, which included the twenty percent 
tolerance, is loaded into register R3 and the registers of the timer being used is loaded 
with –50000 i.e. the same value used when recording the time interval. The timer is 
then triggered and at the end of each 50000µs the timer overflow flag is Set (1) and 
R3 is decremented until zero is reached. When zero has been reached the timer 
registers are reloaded with the calculated remainder value and again triggered. If after 
this duration has expired the expected event has not began or been completed, the 
error subroutine associated with the expected event is called. If the event has started 
or has been completed before this interval is exceeded, the timers and overflow count 
register are reloaded with values that will force an almost immediate overflow when 
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4.2.5 Subroutines 
4.2.5.1 The CALC_TIME Subroutine 
 
This subroutine, as mention earlier, is used to calculate the reload values for the timer 
and overflow count registers when timing the completion or beginning of an event 
that has been allocated a maximum allowable preset time. Before the CALC_TIME 
subroutine is called, the calling program loads, 200 into register A in order to 
calculate the number of overflow counts/cycles that occurred. Further, the stored high 
byte timer value is loaded into Register R1, the stored low byte timer value is loaded 
into register R2 and the overflow count register value is loaded into R3. Referring to 
Figure 4-20 and Code Extract 4-21 the calculation procedure is as follows. 
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Start
A - R3
Clear all arithmetic 
flags
Copy the contents of 
R2 into A
Complement A
Add 1 to A
Copy the contents of A 
back into R2




Flag C  
Set?
Add 1 to A
Is  
Flag C  
Set?
Load A with 
255 and 
Clear Flag C
Copy the contents of A 
back into R1





 A (pp. 183) 
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Divide R3 by 5 using 
registers A and B
Add the Integer value 
held in A to R3
Is  
Flag C  
Set?
Load R3 with 
255 and 
Clear Flag C
Copy the contents of A  
into R3







FIGURE 4-20: CALC_TIME SUBROUTINE FLOW DIAGRAM 
 
 
A (pp. 182) 
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 CODE EXTRACT 4-21: CALC_TIME SUBROUTINE CODING 
 
The first calculation performed is to establish the number of overflow counts that had 
taken place. This is done by subtracting the value held in register R3 from the value 
held in register A, i.e. 200, as preloaded by the calling program. Register A is loaded 
with 200 because 200 was loaded into register R3 when the interval was being timed. 
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Register R3 was then decremented on the timer overflow every 50000 counts. So 
subtracting the contents of R3 from 200 produces the number of over flow cycles.  
Next, all the arithmetic flags, i.e. C, CY, OV are Cleared (0). Following this, the 
reload value for the timer registers is calculated. Recall that the reload values for the 
timer registers are negative so as to load a value that is the required amount less than 
0000H. The calculation of this negative value is accomplished by finding the 2’s 
compliment4 of the value that was originally recorded and stored in Timer 2 registers. 
This calculation will now be discussed.  
 
The contents of register R2 which holds the timer register low byte value is copied 
into register A. The contents of register A is then complimented. Note that register A 
and B are used extensively during this subroutine. This is because certain instructions 
can only be performed using these registers. For example, the compliment instruction 
cannot be performed using any other register apart from register A. One (1) is then 
added to the contents of register A before the contents is copied back into Register 
R2. 
 
The contents of Register R1, which holds the timer register high byte value, is then 
copied into register A where it is complimented. The Carry Flag C, which is Set (1) 
when there is an overflow of an eight bit register, is then tested to determine if there 
was an overflow of the timer low byte register R2 when one was added to it. 
Example: If R2 contained 1101 1100 before one was added to it, it would contain 
1101 1101 after one was added to it and the Carry Flag C will not be set. 
 
i.e.  1101 1100 + 1 = 1101 1101 , and C = 0 
 
However, if R2 contained 1111 1111 before one was added to it, it would contain 
0000 0000 after one was added to it and the Carry Flag C will be set. 
 
i.e.  1111 1111 + 1 = 0000 0000 , and C = 1 
  
4
A negative of a binary number is the 2’s compliment of its corresponding positive number. To calculate the 
negative value using the 2’s compliment system, the original positive binary number has to be first complimented 
(this is 1’s compliment), before one (1) is added to the Least Significant Bit (LSB). 
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When the C is tested and found to be High (1) an overflow of R2 is implied and one 
has to be added to the contents of A.  If C was found to be Low (0), the contents of A 
is left as is. See Figure 4-21 for numerical examples using the discussed calculation 
process. 
 
Next a twenty percent tolerance is added to the calculated number of cycles that are 
held in register R3. This is accomplished by copying the contents of R3 into register 
A and loading register B with 5. Register A is then divided by register B leaving the  
integer part of quotient in register A and the remainder in register B. The contents of 
R3 is then added to the contents of A which should be twenty percent of the original 
value held in R3.  If the Carry Flag C is Set (1) after this addition, implying an 
overflow, A is simply reloaded with 255 (or FFH) which is the largest value than can 
be counted to before an overflow in an eight bit register. Finally, the contents of A is 
copied back into R3, all arithmetic flags are cleared and the subroutine is exited using 
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FIGURE 4-21: EXAMPLE 1: CALCULATION OF TIMER REGISTER RELOAD 
VALUES USING THE 2’S COMPLIMENT4 METHOD. 
 




(Ten Thousand) =    10 000        =    0010  0111     0001  0000 
 
 
[ Low Byte,1’s Compliment] 
Compliment of Low Byte           =    1110  1111             
 
[Low Byte,2’s Compliment] 
Compliment of Low Byte + 1     =    1111  0000    , C = 0   [ Note: No overflow]      
 
[ High Byte,1’s Compliment] 
Compliment of High Byte           =    1101  1000        
 
16-Bit Word, High & Low Byte  =    1101  1000  1111  0000  = 55 536    
 
16-Bit Value                                =     1111  1111  1111  1111  = 65 535 = FFFH 
 
Overflow Value                           =     0000  0000  0000  0000  =       0    = 0000H 
 
=>  The number of counts from 0000H to the FFFFH to 0000H transition 
 = FFFFH + 1 = 65535 + 1 = 65536,  
               because it takes one count more from FFFFH to reach 0000H, hence   
               forcing an overflow 
 
The calculated reload value = 55 536, which is 10 000 less than 0000H 
 i.e. 65 536 + (–10 000) = 55 536 
High Byte Low Byte 
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FIGURE 4-21: EXAMPLE 2: CALCULATION OF TIMER REGISTER RELOAD 











                                     256        =    0000  0001     0000  0000 
 
 
[ Low Byte,1’s Compliment] 
Compliment of Low Byte           =    1111  1111             
 
[Low Byte,2’s Compliment] 
Compliment of Low Byte + 1     =    0000  0000    , C = 1   [ Note: Overflow]      
 
[ High Byte,1’s Compliment] 
Compliment of High Byte           =    1111  1110        
 
[ Due to Carry Flag, C being Set (1)] 
Compliment of High Byte + 1    =     1111  1111 
 
 
16-Bit Word, High & Low Byte  =    1111  1111  0000  0000  = 65 280    
 
16-Bit Value                                =     1111  1111  1111  1111  = 65 535 = FFFH 
 
Overflow Value                           =     0000  0000  0000  0000  =       0    = 0000H 
 
=>  The number of counts from 0000H to the FFFFH to 0000H transition 
 = FFFFH + 1 = 65535 + 1 = 65536 ,  
               because it takes one count more from FFFFH to reach 0000H, hence   
               forcing an overflow 
 
The calculated reload value = 65 280, which is 256 less than 0000H 
 i.e. 65 536 + (–256) = 65 280 
High Byte Low Byte 
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4.2.5.2 The READING Subroutine 
 
The READING Subroutine for the AM has only two functions.  The first is to ensure 
constant communication with the CM READING Subroutine using port pins P0.0 and 
P1.7, in order to synchronise both microcontrollers during a volt-drop reading 
procedure. If this is not done the AM will ‘run away’ or continue executing 
statements while the CM is busy taking a reading causing the two microcontrollers to 
lose synchronisation with each other leading to an instability in the system.  
 
The second function of this subroutine is to test port pin P3.1 in order to establish 
whether the Test Current On time is exceeded. If port pin P3.1 is High (1) then the 
Test Current On time has been exceeded and the Error 3 subroutine is called. See 
Code Extract 4-22. 
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CODE EXTRACT 4-22: READING SUBROUTINE CODING 
 
4.2.5.3 The RUN_DWNX Subroutine 
 
The role of this subroutine is to lower the Detection Unit that houses the test probes 
onto the surface of the bars within a predefined time of 10s. If the lowering process is 
not completed within this time, a system fault has occurred and the Error 2 subroutine 
is called. The operation of this subroutine is discussed below with reference to Figure 
4-22 and Code Extract 4-23. 
Firstly, External Interrupt 0 is enabled so that an interrupt can be generated when the 
test probes are on the bars to be tested and when the test probes are raised to their 
initial positions. Flag 0CH is cleared as a safety precaution. The Test Current is then 
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switched on by Setting port pin P2.7. The DELAYLOOP subroutine is then called to 
enforce a one second delay before the timers are loaded with the appropriate values 
and are triggered. The reason a delay is enforced, is to ensure that the switching times, 
in this case turn-on times, for the various devices such as the Detection Unit Drive 
Motor and the test current switch (an IGBT) are catered for before the process 
continues. In other words the system is forced to wait for the devices to be switched 
on before it continues.  
A one second delay is excessive for the devices being switched here and indeed for 
most modern electrical switches where the worst-case turn-on and turn-off times are 
in the order of a few hundred milliseconds. However in order to make the system 
flexible in terms of replacing system components a worst case delay of one second 
was used to cater for almost any type of switching device turn-on and turn-off times. 
Note that all subroutines will be discussed in the section entitled Subroutines. 
Following this, the Timer registers are loaded with the 10s maximum allowable time 
before the Detection Unit Drive Motor is prompted to begin lowering the Detection 
Unit by Setting P0.3. 
The timer is triggered and the ISR then waits for the timer to overflow as in the Main 
program and then test flag 08H. This flag is set by EX0 and signals that the interrupt 
was triggered and the associated ISR has executed. If flag 08H is Set (1), then EX0 
has been triggered when the test probes reached the surface of the bars before the 
maximum allowable time had been exceeded. The program can therefore continue as 
normal. If however flag 08H was not Set (1) when it was tested the maximum 
allowable time had been exceeded before EX0 was triggered hence signaling Error 2. 
The Error 2 subroutine is the called to handle the error.  
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Is 





Force an EX1 
ISR Exit






FIGURE 4-22: RUN_DWNX SUBROUTINE FLOW DIAGRAM 
 
A (pp. 192) 
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CODE EXTRACT 4-23: RUN_DWNX SUBROUTINE CODING 
 
 
4.2.5.4 The RUN_UP Subroutine 
 
The RUN_UP Subroutine is called when the Detection Unit has to be raised off the 
surface of the bars to its initial position. Once the subroutine is called, External 
Interrupt 0 is enabled so that it may be triggered when the unit has reached its initial 
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position. Flag 0CH is Set (1) to indicate to the EX0 ISR that the raising event is in 
process (for the reasons discussed earlier). Registers R1, R2 and R3 from Register 
Bank 0 are then loaded with the appropriate values from registers R1 and R2 (in 
Register Bank 1) and Register R7 respectively, for use in the CALC_TIME 
Subroutine in order to calculate the reload values. Following this, the Detection Unit 
Drive Motor is prompted by Setting (1) port pin P0.2 to begin raising the unit.  
 
The timer is then triggered to begin the count. The subroutine then waits for the 
preloaded interval to expire either due to the Detection Unit not being raised to its 
initial position in the maximum allowable time or due to Detection unit reaching its 
initial within the maximum allowable time hence triggering EX0.  The EX0 ISR loads 
the timer and overflow count registers with values that force the interval to expire 
prematurely.  In order to determine which of the aforementioned events occurred 
when the interval expired, flag 08H is tested. 
 
This flag is Set (1) when External Interrupt 0 is triggered and the EX0 ISR executes 
implying that the Detection Unit did reach its initial position within the preloaded 
interval. When 08H is tested and it is not Set (1) the indication is that the Detection 
Unit did not reach its initial position within the preloaded interval. This signals that 
Error 4 has occurred and therefore the Error 4 subroutine is called. Prior to exiting, 
the relevant flags are Cleared (0) and the subroutine is exited by executing the RET 
instruction. See Figure 4-23 and Code Extract 4-24. 
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FIGURE 4-23: RUN_UP SUBROUTINE FLOW DIAGRAM 
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CODE EXTRACT 4-24: RUN_UP SUBROUTINE CODING 
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4.2.5.5 The ERROR READING PROCEDURE Subroutine 
 
This subroutine is called by error subroutines that require a manual test to be taken, 
i.e. Error 1 and Error 2. Recall that when an automatic volt-drop test is taken by the 
Test Station, the test current is switched on before the test probes are to reach the 
surface of the bars and switched off after the test probes have been raised off the 
surface of the bars (for reasons discussed earlier). This same process has to be 
followed when a manual test is to be taken, however, there is no guarantee that the 
test technician will always abide by this. Thus, the process has to be enforced.  
 
This is the main role of this subroutine, i.e. to ensure that the test probes are not on the 
surface of the bars when the Test Current is switched on and off. Note that although a 
volt-drop reading has to be taken manually due to the error, the test is still been run in 
Automated mode hence the Test Current is still switched on by the controller and not 
the test technician. Recall that in Manual mode the Test Current is switched on by the 
test technician using a footswitch. The process is enforced by pausing the system and 
alerting the test technician, by lighting up a lamp/LED on P2.0, when the test current 
is being applied before the test probes are on the surface of the bars. Note that when a 
manual reading is being taken the lamp/LED on P2.0 will also be on if the Detection 
Unit, hence the Test Probes are in the initial position, i.e. fully raised, before 
lowering. This is to ensure that the technician investigates the possible causes of 
Error2, i.e. a possible malfunction of the Detection Unit drive motor, or a mechanical 
malfunction before continuing. 
 
Only when the test technician  raises the test probes off the bars and below the initial 
position before switching on the Test Current will the alert lamp/LED on P2.0 be 
switched off and the process be allowed to continue. The same will apply when the 
test probes are  being raised off the surface of the bars after a reading has been taken. 
The Test Current will not be switched off until the test probes have been raised off the 
surface of the bars. As long as the test probes remain on the surface of the bars after 
the volt-drop reading was taken the alert lamp/LED on P2.1 will inform the test 
technician that the test probes should be raised. The ERROR READING 
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PROCEDURE Subroutine is discussed below with reference to Figure 4-24 and Code 
Extract 4-25.  
Start
Set Flag 0EH
Has the  
Continue Signal from 
the CM been received  
(P1.4)?
Are the Test  
Probes on the 
surface of the Bars 
(Is P3.2 Set)?
Switch on LED (P2.0) to alert the 
user that the Test Probes are on 
the surface of the Bars before the 
















A (pp. 200) 
   No 
Yes 
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FIGURE 4-24: ERROR READING PROCEDURE SUBROUTINE FLOW DIAGRAM 
A (pp. 199) 
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CODE EXTRACT 4-25: ERROR READING PROCEDURE SUBROUTINE CODING 
 
Once called the ERROR READING PROCEDURE Subroutine Sets (1) flag 0EH, to 
indicate to the EX0 ISR that it has been called, and waits for a proceed signal from the 
CM Error 1 subroutine on P1.4. When received, port pin P3.2 is tested to establish 
whether the test probes are on the surface of the bars or at its initial position i.e. in a 
fully raised position. Recall that port pin P3.2 is the External Interrupt 0 trigger pin 
however in this case only the status of the pin is being tested. When P3.2 is Low (0) 
the test probes are either on the surface of the bars or at its initial position. In this case 
the program/process pauses, waiting for the test probes to be positioned between the 
surface of the bars and the Detection Unit’s initial position, by the test technician. The 
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pausing and incorrect position of the Test Probes are indicated by the lighting up the 
alert lamp/LED on P2.0. When P3.2 is High (1), the test probes are not on the surface 
of the bars nor are they in the initial position. Although it is important to test if the test 
probes are on the surface of the bars before the test current is switched on it is equally 
important to test if the Detection Unit, hence the test probes are fixed in its initial 
position. The reason for this is that Error2 indicates that the test probes did not reach 
the surface of the bars within the allowed time due to the Detection Unit not moving 
from its initial position caused by a malfunction of the Detection Unit drive motor or 
a mechanical malfunction. When the Detection Unit and the test probes are between 
the surface of the bars and the initial position it indicates that the test technician has 
assessed the possible cause of the error. Once the test probes are in the correct 
position a delay is enforced, the Test Current is switched on (P2.7) and a proceed 
signal is transmitted to the CM before the READING subroutine is called. The 
ERROR READING PROCEDURE Subroutine then waits for a continue signal from 
the CM on P1.4 which indicates that the volt-drop reading has been captured. Once 
received, the AM confirms receipt of this signal by Setting (1), P0.0. Before the test 
current is switched off P3.2 is again tested to ascertain whether the test probes are on 
the surface of the bars.  
 
As described above, if the test probes are on the surface of the bars the 
program/process is paused waiting for the test probes to be raised by the test 
technician and this is indicated by lighting up the alert lamp/LED on P2.1. When P3.2 
is High (1) the test probes are not on the surface of the bars nor are they at the initial 
position. A delay is then enforced, the Test Current is switched off, the lamp/LED on 
P2.1 is switched off and further delay is enforced before the subroutine is exited using 
the RET statement. 
 
4.2.5.6 The ERROR 1 Subroutine 
 
This subroutine is called when Error 1 occurs due to a pair of bars not being detected 
within the maximum allowable preset time. The discussion that follows is with 
reference to Figure 4-25 and Code Extract 4-26. 
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FIGURE 4-25: ERROR 1 SUBROUTINE FLOW DIAGRAM 
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CODE EXTRACT 4-26: ERROR 1 SUBROUTINE CODING 
 
When called, the first task undertaken is to stop the Armature Drive Motor by 
Clearing (0) port pin P0.4. Then, as a safety measure the subroutine checks if it was 
called on the third pair of bars cycle, i.e. on the cycle that a reference time is stored in 
order to calculate the Detection Reference Time. If this is the case then the storage 
registers are reloaded with the default maximum allowable time of 10s and the bar 
count that detects the third pair of bars is reset to the second pair.  
 
This is done so that the reference time used to calculate the Detection Reference 
Time, is stored on the next pair cycle i.e. the fourth pair. Because of the reset, the 
fourth pair of bars is recognised as the third pair. If this subroutine was not called on 
the third pair cycle the above steps are simply skipped. Following this, the D flip-
flops that trigger External Interrupt 1 when a pair of bars is detected are cleared to put 
them in a known state for the next cycle by Setting (1) and Clearing (0) port pin P0.5. 
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The CM is then notified that Error 1 has occurred by Setting (1) port pin P3.5. This is 
done so that the CM can inform the GUI that Error 1 has occurred which is then 
displayed. Also, the CM calls its Error 1 subroutine to synchronise with the AM Error 
1 subroutine. 
 
Next, the ERROR READING PROCEDURE Subroutine is called in order to record 
the volt-drop reading. Once the ERROR READING PROCEDURE Subroutine is 
completed and returns control to the Error 1 subroutine, port pin P3.5 is Cleared (0). 
Control is handed back to the calling program by executing the RET statement. 
 
4.2.5.7 The ERROR 2 Subroutine 
 
The ERROR 2 Subroutine is called by the AM when the test probes do not reach the 
surface of the bars under test within the maximum allowable time. The discussion that 
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A (pp. 207) B (pp. 207) 
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FIGURE 4-26: ERROR 2 SUBROUTINE FLOW DIAGRAM 
 
 
CODE EXTRACT 4-27: ERROR 2 SUBROUTINE CODING 
 
Once called, this subroutine first stops the Detection Unit Drive Motor from lowering 
the Detection Unit by Clearing (0) port pin, P0.3. The Test Current is then switched 
off by Clearing (0) port pin P2.7. After a delay is enforced, flag 0AH is Set (1) to 
A (pp. 206) B (pp. 206) 
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signal to the Error 4 subroutine that the Error 2 subroutine has been called. Following 
this, the RUN_UP subroutine is called to raise the Detection Unit to its original 
position using the time recorded for the error lowering process. In the event that there 
is also an error when raising the Detection Unit, and Error 4 is handled by calling the 
Error 4 subroutine, Flag 0AH is used to indicate if the Error 4 subroutine was called 
during the raising process called from the Error 2 subroutine.  
 
If this is the case, the Error 4 subroutine will also handle Error 2. Next flag 0BH is 
tested. Flag 0BH is Set (1) by the Error 4 subroutine to indicate that it had been 
indirectly called from the Error 2 subroutine and that it has already signaled the CM 
and called the ERROR READING PROCEDURE Subroutine to record a manual volt-
drop reading. If this flag is not Set (1), the ERROR 2 Subroutine alerts the CM that 
this error has occurred by Setting (1) port pin, P3.6.  
 
The CM, upon receiving this signal, will call its ERROR 2 Subroutine in order to 
notify the GUI of the error and to synchronise with the AM. Next, the ERROR 
READING PROCEDURE Subroutine is called to facilitate a manual reading. On 
receiving control from the ERROR READING PROCEDURE Subroutine, port pin 
P3.6 is cleared along with flags 0AH and 0BH. Finally control is returned to the 
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4.2.5.8 The ERROR 3 Subroutine 
 
Error 3 occurs when the Test Current on time has been exceeded. This is regarded by 
the system as a critical error and therefore enforces an Emergency Stop, hence a 
system shut down. As soon as Error 3 occurs the AM The ERROR 3 Subroutine 
informs the GUI via the CM. The GUI then displays this error before taking the 
relevant steps in preparation for a system shut down before signaling the CM and AM 
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FIGURE 4-27: ERROR 3 SUBROUTINE FLOW DIAGRAM 
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CODE EXTRACT 4-28: ERROR 3 SUBROUTINE CODING 
 
When called, the ERROR 3 Subroutine first Sets (1) flag 0DH to indicate that it has 
been called due to the associated system error. The reason for Setting (1) this flag will 
be discussed shortly. Following this step, the RUN_UP subroutine is called so that the 
test probes are raised off the surface of the bars before the Test Current is switched off 
as programmed in the ERROR 3 Subroutine. The question that now arises is what 
happens if there is an error when the Detection Unit hence the test probes are being 
raised, i.e. it does not reach its initial position in the maximum allowable preset time? 
Well, Error 4 would have occurred and the associated subroutine i.e. the ERROR 4 
Subroutine would be called to handle it appropriately. 
 
This will however halt the system until the test technician arrives at the Test Station 
and assesses the problem. The time taken to assess the problem will only add to the 
time for which the Test Current is switched on, which is undesirable as Error 3 calls 
for an immediate system shut down. This is were flag 0DH plays its role. If the Error 
4 subroutine is called while Error 3 has occurred, the Error 4 subroutine is 
immediately exited. This is because when flag 0DH is tested at the start of the Error 4 
subroutine, it will be High (1). If the Error 4 subroutine was called to handle Error 4 
at any point other then when Error 3 has occurred, this flag will not be set hence 
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allowing the Error 4 subroutine to execute as normal. The next step in the Error 3 
subroutine is to switch off the Test Current, alert the CM that that Error 3 has 
occurred and enforce a delay. The CM will inform the GUI that Error 3 has occurred. 
Following this, the steps reflected in the flow diagram in Figure 4-27 and Code 
Extract 4-28 would technically be executed, however, since this error enforces an 
emergency stop both the CM and the AM are informed via their respective interrupts. 
Because the interrupts are triggered and the associated ISRs assume control the 
remaining instructions are not executed as the AM is forced to Clear (0) its 
input/output ports and enter Powerdown mode. 
 
4.2.5.9 The ERROR 4 Subroutine 
 
This subroutine is called when the Detection Unit hence the test probes do reach their 
initial position within the maximum allowable time. The discussion that follows is 
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CODE EXTRACT 4-29: ERROR 4 SUBROUTINE CODING 
 
When entered into, the ERROR 4 Subroutine first sets flag 0DH for the reasons 
mentioned in the ERROR 3 Subroutine discussion above. Next the Detection Unit 
Drive Motor is stopped from raising the Unit by Clearing (0) port pin P0.2. The Test 
Current is then switched off by Clearing (0) port pin P2.7. Following this, the CM is 
informed of Error 4 having occurred by setting port pin P2.6. The ERROR 4 
Subroutine then enters a wait loop where it waits for the CM’s ERROR 4 Subroutine 
to inform it that it may continue by setting port pin P1.4.  
 
Once Set (1), the ERROR 4 Subroutine acknowledges having received this signal by 
Setting and Clearing P0.0. Flag 0AH is then tested to establish if Error 4 has occurred 
during the Run_UP procedure that was called by the ERROR 2 Subroutine. (Recall 
that when an error occurs while the Detection Unit is being lowered, i.e. Error 2, the 
RUN_UP subroutine is called to raise the Detection Unit to its original position using 
the time recorded for the error lowering process.) If flag 0AH is Set (1), then Error 4 
 
Chapter 4 - Microcontrollers and Embedded Programming 
Mr. S. Matadin    2001 027 41 124 
did indeed occur during the RUN_UP procedure that was called by the ERROR 2 
Subroutine and the steps then taken by the ERROR 4 Subroutine handles Error 2 as 
well. The ERROR 2 Subroutine is then simply exited when control is handed back to 
it due to flag 0BH being Set (1), as described earlier in the ERROR 2 Subroutine 
discussion. The steps taken are as follows. First flag 0BH is Set (1) in order to inform 
the ERROR 2 Subroutine that the ERROR 4 Subroutine has already handled Error 2.  
 
Then the CM is informed that Error 2 has occurred by Setting (1) port pin P3.6 and 
the ERROR READING PROCEDURE Subroutine is called to capture a volt-drop 
reading. Port pin P3.6 is then Cleared (0) along with flag 0AH. The subroutine is then 
exited by executing the RET instruction. If flag 0AH was found to be Low (0) when it 
was tested the implication is that Error 4 did not occur during the ERROR 2 
Subroutine and the ERROR 4 Subroutine is simply exited. 
 
4.2.5.10 The DELAY LOOP subroutine 
 
The DELAY LOOP subroutine is called whenever a delay has to be enforced, for 
example, when the system needs to be paused in order to allow for a device to be 
switched on or off after their specified switching time. Although the delay is set to be 
one second it can easily be shortened or increased by loading new values onto the 
Timer 0 and timer-overflow-count, R0, registers. The discussion that follows is with 
reference to Figure 4-29 and Code Extract 4-30. 
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FIGURE 4-29: DELAY LOOP SUBROUTINE FLOW DIAGRAM 
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CODE EXTRACT 4-30: DELAY LOOP SUBROUTINE CODING 
 
Once called the timer-overflow-count register, R0, is loaded with a value of 100. The 
Timer 0, high and low byte registers are the loaded with the value (i.e.10 000) 
assigned to the COUNT symbol as initialised using the EQU directive in the main 
program. The high byte of the value (i.e.10 000) assigned to the COUNT symbol is 
loaded into the Timer 0 high byte register and the low byte of the value (i.e.10 000) 
assigned to the COUNT symbol is loaded into the Timer 0 low byte register. The 
timer is then triggered to begin the count. Recall that each count is one microsecond, 
hence 10 000 counts implies 10 000µs.  
 
The DELAY LOOP subroutine then enters a waiting loop where it waits for the Timer 
0 Overflow Flag (TF0) to be Set (1). This signals that the timer has overflowed 
implying that 10 000µs has elapsed. The timer is then stopped by Clearing (0) TR0 
followed by TF0 also being Cleared (0). The timer-overflow-count register, R0, is 
then decremented and tested to check if the value it holds is zero. If the value is higher 
that zero, the Timer 0 registers are reloaded (i.e. with a value of 10 000) and the timer 
is triggered to restart the cycle. If R0 does hold a value of zero then one second has 
elapsed and the subroutine is exited by executing the RET instruction. 
 
In summary R0 is decremented after each 10000µs cycle (due to a timer overflow) 
until it holds a value of zero. Hence, 100 10000µs cycles would have been counted. 
 
 1 second = 100 x 10000µs  
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Chapter 5  
Hardware Design 
 
This chapter discusses the hardware design that enables the software that is executing 
within the embedded mirocontrollers and the GUI to be transformed into physical 
pulses and signals that control actuators that initiate the motion of objects in the 
physical world. Hardware also converts, conditions and monitors signals that are 
produced by transducers, which monitor the external environment, into signals and 
pulses that are decipherable and understood by the embedded microcontrollers.  
 
This enables the system to respond to various inputs by executing the appropriate 
blocks of code in response to specific events. The author used the Protel Design 
Environment to draw schematics and develop the layout and routing of the PCB 
(Printed Circuit Board). The controller circuit was drawn in modules that link to each 
other using Netlables (this is a functionality that is available in the Protel 
Development Environment). The “Bottom-Up” design approach was used to develop 
this schematic. This approach involves drawing modules on independent sheets and 
using a Master Sheet (Entitled “Master” in this design) to facilitate linking between 
all schematic sheets using the above-mentioned Netlables.  
 
Drawing schematics in modules that link to each other makes the circuit easy to 
understand and modify if need be, as it is uncluttered and easy to isolate a problem 
area. Each module will be discussed independently however, the reader will be 
informed as to how the module being discussed is connected to interfacing modules. 
The complete circuit schematic which includes all the modules discussed can be 
found in Appendix M, all datasheets can be found in Appendix J, and all test results 
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5.1 Digital System Design 
 
The digital system includes all digital circuitry, from the embedded controllers to the 
logic gates and drivers that are used in signal conditioning and level shifting 
respectively. The first modules to be discussed will be the Automation 
Microcontroller module and the Communication Microcontroller module. In both 
cases the 40 pin AT89S51 microcontroller was used. 
5.1.1 The Communication Microcontroller Module  
 
The Communication Micrcontroller module interfaces and communicates with the 
ADC by pulsing and reading the ADC control pins, HBEN, CS , EOC  and R/C  as 
well as receiving the 8 bit output from the ADC parallel output bus. This module also 
communicates with the Automation Microcontroller, reads the status on the Manual 
Reading switch and reacts to a forced emergency stop whether it was initiated by 
pressing the Emergency Stop switch or by the activation of any one of the four safety 
interlocks. See Figure 5-1 for a representation of the Communication Microcontroller 
Module and Appendix M for the complete circuit schematic.  
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FIGURE 5-1: THE COMMUNICATION MICROCONTROLLER MODULE. 
 
The on-chip oscillator is driven by a quartz crystal X1 with the aid of two stabilising 
capacitors (C1 and C2). Using a 12MHz crystal and noting that each machine cycle is 
12 oscillator periods, each machine cycle is calculated to be 1µs in duration, as shown 
below. 






 TMachine Cycle  = 83.33333 x10
-9 
x 12 periods = 1µs 
 
The reset pin (9) of the microcontroller is connected to the Reset pin of MAX 701 
(see Appendix J for a complete datasheet for the MAX 701). The MAX 701 is a 
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supervisory circuit that monitors the supply to the microcontroller in order to detect 
Brown-out conditions. A Brown-out
5
 occurs when the supply falls to a level that is 
appreciably lower than the normal supply level for a prolonged amount of time. This 
will cause components that are powered by this supply to behave erratically and 
unpredictably. In the event of a Brown-out, which in the case of the MAX 701 is 
anything equal to or less than 4.65V, the Reset pin of the MAX 701 goes High (4.65V 
or the present available positive logic High voltage) and is held at this level until the 
supply returns to its normal rating.  
 
This procedure effectively holds the microcontroller in a Reset state until the supply is 
within its normal operating range. Note that holding the Reset pin (9) of the AT89S51 
high (1) for at least two machine cycles effectively resets the microcontroller. The 
MAX 701 also provides a Reset-On-Power-up pulse to the microcontroller. This 
ensures that the microcontroller is in a known state on power-up i.e. all its 
input/output ports, internal registers, special function registers, program counter etc. 
are loaded with the default reset values reflected on Page 6 of the AT89S51 datasheet 
found in Appendix J. 
 
The author originally used the RC network depicted in Figure 5-2 to provide the reset 
pulse on power-up. But the author’s experience has shown that this network behaves 
erratically and is therefore unreliable in environments where EMI (Electromagnetic 
Interference) is a factor. 
 
The MAX 701 solved the EMI related problems, specifically relating to Reset-On-
Power-up. There were various other methods adopted to negate the effects of EMI on 
the circuit as a whole. Some of these include, but are not limited to, proper PCB 
layout and design, which involved, amongst other things, placing the microcontrollers 
in the center of the board and the quartz crystals as close to the microcontroller 





 Brown-out refers to the condition where the rms supply voltage falls to a value that is appreciably 
lower than the normal value but not zero. In the case of a Black-out, the supply falls to zero, i.e. there is 
a complete loss of the supply. 
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Reduced track lengths, avoiding 90° bends in tracks, routing power and signal tracks 
away from each other, designing multilayer PCBs with paired power and ground 
planes, placing 0.1µF capacitors across all ICs with the addition of a 4.7µF capacitor 
directly across the microcontrollers. Along with these, the circuit was kept compact 
and a common grounded guard ring was routed around the edge of the PCB.  
 
The first line of defense against EMI is the metal enclosure in which the circuit is 
housed. Keeping the size of the holes on the enclosure as small as possible and 
ensuring that the lid makes proper electrical contact with the rest of the enclosure,  
this metal enclosure forms a Faraday Cage around the circuit. To further reduce the 




FIGURE 5-2: PREVIOUSLY USED POWER-UP RC NETWORK 
 
Port 0 of the AT89S51 is an open drain input/output port hence the use of external 
pull-up resistors. Ports 1, 2 and 3 all have internal pull-ups. The basic input/output 
port structure is depicted in Figure 5-3 and is sourced from The 8051 Microcontroller, 
by I. Scott Mackenzi.  
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Latch * Open drain output for 
Port 0 when operating as 
an I/O pin 
Internal Bus 
 
FIGURE 5-3: INPUT/OUTPUT PORT STRUCTURE – SOURCE: THE 8051 
MICROCONTROLLER 
 
When used as an output port, writing a 1 (high) to the latch, switches off the FET 
holding the port pin high (VCC) via the pull-up (internal or external) resistor. When a 
0 (low) is written to the latch the FET is switched on pulling the port pin to ground 
(VDS to be exact). When used as in input, 1 (high) must be written to the latch to 
switch off the FET. In this way, only the load on the port pin can determine its state. 
For example, if the load on the port pin was the output of a TTL logic IC, when the IC 
output is high (1), typically 3.4V, a small current will flow producing the required 
1.6V drop across the pull-up resistor to keep the Port pin at 3.4V. The potential read 
on the Port pin will therefore be a high (1). When the IC output is low (0) the 
potential on the IC pin will be a maximum of 0.4V.  
 
This will allow a maximum current of 4mA to 8mA (depending on the type of IC and 
the maximum current it can sink during an output low, IOL) to flow from VCC through  
the pull-up resistor down to ground via the load IC. This current flow will produce the 
required 4.6V potential drop across the pull-up resistor such that when the port pin is 
read, it would reflect a potential of 0.4V implying a logic level low (0). Port 1 is the 
input port for the 8 bit wide parallel ADC output, with port pin P1.0 set up as the LSB 
(Least Significant Bit) and port pin P1.7 set up as the MSB (Most Significant Bit). 
Ports 0, 2 and 3 are used as inputs and outputs as required. This facilitates 
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communication with the Automation Microcontroller, control of the ADC, reading of 
switches, switching of LEDs and also communication with the GUI via serial port 
pins P3.0 and P3.1.  
 
The interconnections between the Automation and Communications microcontrollers 
are summarised in the respective Microcontroller Port Utilisation tables found in 
Appendix K. The connections from the Communications Microcontroller to other 
devices are also summarised in the Communications Microcontroller Port Utilisation 
table found in Appendix K. Note that the EA (External Access) pin is connected to 
VCC. This is because when the EA  pin is held low (0) the microcontroller executes 
programs from external ROM whilst holding the pin high (1) forces the 
microcontroller to execute programs from internal ROM. 
 
The input to External Interrupt 0, P3.2, is an OR and NOR gate network which allows 
any of the system errors (Error 1, 2, 3 or 4) or an Emergency Stop, labeled 
“EmgcyStop_SW&Intlks”, (initiated by pressing the Emergency Stop switch or 
triggering a Safety Interlock) to trigger the interrupt. The Emergency Stop signal is an 
input to both microcontrollers that enforces a complete system stop by interrupting 
both microcintrollers forcing them to enter a safe shutdown procedure before entering 
power-down themselves. This Emergency Stop is initiated by the triggering of 
switches (push-button and interlock) on the physical system and should not be 
confused with the Emergency Stop that is initiated by clicking on the Emergency Stop 
button on the GUI, although both events yield the same end result. Including 
Emergency Stop triggers from various sources makes the entire system safer in the 
occurrence of an undesirable or dangerous event. The Emergency Stop is generated 
by an independent network which will be discussed later in this chapter. 
 
5.1.2 The Automation Microcontroller Module 
 
The Automation Microcontroller module is responsible for the control of all the 
system’s actuators which include the Armature Drive Motor and the Detection Unit 
Drive Motor as well as the switching of the Test Current Supply via an IGBT. It also 
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receives input signals from the physical system to indicate the system status and the 
occurrence of events whether desirable or undesirable.  
 
These input signals include the signal indicating the detection of a pair of bars, 
labeled “u2_EX1_Bar_Dect”, the signal that indicates that the Detection Unit has 
reached its initial position, labeled “Detect_Unit_Switches”, as well as Emergency 
Stop signals, labeled “EmgcyStop_gui” and “EmgcyStop_SW&Intlks”. All of the 
above mention signals, except “EmgcyStop_gui”, are generated by independent 
networks all of which will be discussed later in this chapter. The “EmgcyStop_gui” 
signal is generated by the Communication Microcontroller to inform the Automation 
Microcontroller that an Emergency Stop has been initiated via the GUI. See Figure 5-
4 for a representation of the Automation Microcontroller Module and Appendix M for 
the complete circuit schematic. 
 
 
FIGURE 5-4: THE AUTOMATION MICROCONTROLLER MODULE 
 
 
The Automation Microcontroller is set up in exactly the same way as the 
Communications Microcontroller.  The interconnections between the Automation and 
Communications microcontrollers are summarised in the respective Microcontroller 
Port Utilisation tables in Appendix K. The connections from the Automation 
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Microcontroller to other devices are also summarised in the Automation 
Microcontroller Port Utilisation table in Appendix K.  
 
The input to External Interrupt 0, P3.2, is an OR and NOR gate network which 
triggers the interrupt in the occurrence of any of the two Emergency Stop events 
(“EmgcyStop_gui” and “EmgcyStop_SW&Intlks”) or the occurrence of the bar 
detection event (“Detect_Unit_Switches”). The input to port pin P1.5 is also an OR 
gate with “EmgcyStop_gui” and “EmgcyStop_SW&Intlks” as input signals. The reason 
for this becomes apparent when the reader recalls the discussion in Chapter 4 
concerning the External Interrupt 0 ISR for the Automation Microcontroller.  
 
The first task undertaken by the interrupt service routine is to test port pin P1.5. If this 
pin is High (1) then EX0 was triggered by the initiation of an emergency stop”. 
 
As soon as External Interrupt 0 (EX0) is triggered, the associated ISR first checks if 
P1.5 is High (1), indicating that any one of the Emergency Stop sources had been 
triggered. If this is the case, the system shut down and controller power-down 
procedures are entered into. If this not the case and P1.5 is Low (0) then the interrupt 
was triggered due to the detection of a pair of bars, i.e. the“Detect_Unit_Switches” 
signal. Hence this port pin is only used to decipher whether an interrupt was initiated 
due to an emergency stop or the detection of a pair of bars. 
 
5.1.3 The Bar Detection Module 
 
The Bar Detection module is responsible for alerting the Automation Microcontroller 
when a pair of bars has been detected. The actual detection of each copper bar on the 
commutator of the armature under test is undertaken using optical sensors that detect 
the reflection of an emitted laser beam. The Omron E3X-NA11 amplification unit 
together with the Omron E32-DC200 fiber optic unit (with reflective sensors) was 
used to carry out this task. See Appendix J for complete datasheets. The combination 
of these two units allow for the accurate detection of a copper bar from a distance of 
between 50mm and 70mm above the surface of the commutator. See Figure 5-5 and 
Figure 5-6 for images of the commutator and the copper bars that are to be detected. 
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FIGURE 5-5: TYPICAL COMMUTATOR OF AN ARMATURE UNDER TEST 
  
 
FIGURE 5-6: COPPER BARS ON A COMMUTATOR 
 
The above images depict a typical commutator, however in this case, the reader will 
notice that there are grooves present between each copper bar. Grooves are created by 
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a process called Undercutting which entails the use of a motorised, revolving, circular 
saw blade typically 20mm in diameter. These grooves are not present in all 
commutators that are to be tested. In some instances the armature that is to be tested 
still has an epoxy resin (from the VIP stage of the armature refurbishing process) 
between the bars. Due to the Turning stage (using a lathe) in the armature refurbishing 
process the surface of the commutator is smooth, with the copper bars and the epoxy 
resin being exactly the same level. It is for this reason that a high accuracy proximity 
sensor was abandoned. After testing various sensors, the optical sensor produced the 
best results and proved to be the most reliable means of detecting the copper bars.  
 
The sensor is set on Light On mode. In this mode, an open collector NPN transistor, 
which is the output of the Omron E3X-NA11, is switched on when a reflected beam is 
detected by the reflective sensor. See Figure 5-7 below, for an extract from the device 
datasheet (see the complete datasheet in Appendix J), that illustrates the modes of 
operation and the device output circuit. 
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The optical sensors are supplied with +15V and the outputs from these sensors 
provide a clock pulse to respective positive-edge-triggered D flip-flops. The output of 
the D flip-flops provide the two inputs to the NAND gate which in-turn triggers the 
External Interrupt 1 pin on the Automation Microcontroller when driven low (0). This 
signal, “u2_EX1_Bar_Dect”, must go low (0) only when a PAIR of bars has been 
detected. It must return to high (1) when the D flip-flops are cleared by the 
Automation Microcontroller and go low (0) again when the next pair or bars are 
detected. The network shown in Figure 5-8A fulfils the above triggering 
requirements. See Figure 5-9 for a timing diagram for the bar detection network. 
 
 
FIGURE 5-8A: BAR DETECTION NETWORK 
 
The voltage divider resistor-network ensures that 5V is present at the output when the 
transistor is off (implying that no bars have been detected) and 0V (VCE to be exact) is 
present at the output when the transistor is on (implying that a bar has been detected). 
A 6.2V zener diode, with a very low response time, or a Tranzorb, depending on the 
operating environment, is placed in parallel with the output resistor for protection 
purposes to ensure that the output of the voltage divider resistor-network will not 
exceed 6.2V.  
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Initially, the network that was used as a level shifter to provide a TTL level input to 
the digital interface from the optical sensor output of 0V to 15V was a simple series 
resistor and zener diode network as depicted in the figure below.  
 
FIGURE 5-8B: INITIAL LEVEL SHIFTER NETWORK 
 
It may seem like an adequate solution, however, when one considerers the fact that 
the zener diode has response time, although very small, one will become aware of a 
potential problem that may arise when using this series network. The instant that the 
NPN transistor in the output circuit of the optical sensor is switched off, the zener 
diode is still essentially “off” as it does not respond instantaneously to the applied 
source. Ideally, the zener diode will be seen as an open circuit to the rest of the 
network for this period of time.  
 
This being the case, the output of this series network, which is the input to the NOT 
gate, will for all intents and purposes, be pulled up to +15V by the series resistor 
which acts as a pull-up resistor for the period before the zener diode responds or 
“switches on”. This +15V input is well above the absolute maximum rating for the IC 
and will ultimately damage it. The author used the word ultimately because, due to the 
very small response time of the zener diode, the IC will only be exposed to +15V for 
a very short period. The IC may therefore not be damaged instantly however, repeated 
exposure to such high input potentials will damage the IC over time. 
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It is for the above reason that the voltage divider comprising of a 1kΩ and 2kΩ with 
adequate protection was used. This network produces a 5V drop across the 1KΩ 








x 15V = 5V 
 
This network ensures that the input to the NOT gate is exposed to a maximum of 6.2V 
which is within recommended operating range for the IC.  
 
The output of the resistor-zener network enters a NOT gate which inverts the signal 
producing an output high (1) when a bar has been detected and a low (0) when no bars 
have been detected. The output of this NOT gate clocks a positive-edge-triggered D 
flip-flop whenever a bar has been detected. Because the D input of the flip-flop is tied 
high (Vcc) when clocked, the output of the flip-flop, Q, goes high. The output of the 
D flip-flop provides the input to the NAND gate which triggers the external interrupt 
pin on the Automation Microcontroller. The microcontroller clears both D flip-flops, 
in order to put them into a known state, as soon as it enters the Interrupt Service 
Routine (ISR) that it vectored to when a pair of bars have been detected. 
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FIGURE 5-9: TIMING DIAGRAM FOR THE DETECTION NETWORK 
 
The discussion that follows is with reference to Figure 5-9 and Figure 5-8A and 
describes the operation of the Bar Detection module. Assume that the commutator is 
rotating slowly and Sensor 1 detects a bar, the output of the NOT gate [point A] is 
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high (1). The low-to-high transition (positive edge) clocks the D flip-flop producing 
an output [at point F] that is also high (1). If, at this point, Sensor 2 has not yet 
detected a bar the output of the NAND gate remains high (1). The commutator will 
continue slowly rotating with Sensor 1 directly over it’s bar until Sensor 2 detects a 
bar. For the purposes of this explanation, assume that Sensor 2 has also detected a bar 
at the same time that Sensor 1 has detected a bar (Ideal situation with an ideal 
commutator) the output of the NOT gate [point B], is high (1). The low-to-high 
transition (positive edge) clocks the D flip-flop producing an output [at point E] that is 
high (1). With both the inputs to the NAND gate being high (1), the output [at point 
G] goes low (0).  
 
This high-to-low transition (negative edge) triggers External Interrupt 1 of the 
Automation Microcontroller. The microcontroller clears both flip-flops in the 
associated ISR. When rotation begins again, control is handed back to the Bar 
Detection module. At this point both sensors indicate that they detect a bar. This is 
because the Armature Rotation Drive Motor was stopped as soon as both bars were 
detected. The outputs of the NOT gates at both point A and point B are now high (1). 
These high outputs however, do not clock the D flip-flops as they are positive edge 
triggered. Since the clock did not go low (0) before going high (1), the outputs of the 
flip-flops remain cleared (0) implying that the output of the NAND gate remains high 
(1). As the commutator rotates the sensors will pass over the groove (or epoxy resin 
gap) between a pair of consecutive bars.  
 
This causes the output of the sensors to produce a low (0), via the NOT gates. On the 
detection of the next bar, a low-to-high transition will be created and this positive 
edge will again trigger the D flip-flops. Its is thus clear that the Bar Detection module 
only detects the NEXT pair of bars to be tested by using positive edge triggered flip-
flops to reject the high (1) signal from the sensors when they are still over the pair of 
bars that were previously detected. Note that, although theoretically both bars should 
be detected at the exact same time by their respective optical sensors, this is not the 
case practically. There are two reasons for this, one being that when the commutator 
is undercut some of the copper is also cut into producing bars and gaps of varying 
widths. The other reason is dirt, spots or marks on a bar that do not allow for the 
reflection of the laser. If the bars and the gaps between bars were the exact same 
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width throughout the circumference of the commutator and the commutator was 
clean, as in the case of a new commutator, both bars will be detected at the exact same 
time.  
 
5.1.4 Mechanical Switch Input Module 
 
This project makes use of both mechanical switches and inductive proximity 
switches. Inductive proximity switches are used where a high number of repetitive on-
off transitions will occur as in the case when monitoring the position and initial 
positions of the Detection Unit. Because mechanical switches entail the physical 
“making” and “breaking” of metal alloy contacts the life span of mechanical switches 
are lower than that of non-contact switches (inductive and capacitive types) due to the 
wear of the metal contacts. Non-contact switches however, are much more expensive 
than traditional mechanical switches. It is for these two reasons that mechanical 
switches were used to monitor events or conditions that should not occur, and if they 
do, these occurrences will be very seldom thereby eliminating the contact wear as a 
factor. Another shortcoming that is associated with mechanical switches, and even 
mechanical relays for that matter, is contact bounce. When the metal contacts “make” 
or “break” there is a physical, high frequency bouncing action between the movable 
and stationary contact. See Figure 5-10 for and illustration of the above explanation. 
 
 
FIGURE 5-10: MECHANICAL CONTACT BOUNCE OSCILLATIONS 
 
Bouncing contacts lead to undesirable high frequency oscillations when a switch or 
relay “makes” or “breaks”. These oscillations cause immense problems to digital 
circuitry such as multiple switching, multiple interrupt edge triggering etc. De-
 
Chapter 5 - Hardware Design 
Mr. S. Matadin    2001 027 41 18 
bouncing refers to the elimination of these oscillations. There are two methods that 
can be implemented to achieve this. The first is de-bouncing using software. There 
various algorithms can be used to detect a change of state and thereafter verify the 
stability of the input line/signal, for example, allowing a delay after a change of state, 
pulse counting, pulse timing etc. The author has worked with many software de-
bouncing techniques and in his experience has obtained the best results using a 
technique that involves the monitoring of the line after the first change of state. After 
the first change in state the line is read after a predefined delay, typically in the order 
of tens of microseconds. 
 
 If, when read, the line yields the same state for a predefined number of reading events 
typically twenty to fifty that state is accepted as an input. The delay time between 
readings, as well as the number of read events required to be stable before an input is 
accepted, are both variables that can be varied depending on the contact type, bounce 
oscillation frequency and the length of time that the oscillations are typically present 
for after the switch or relay “makes” or ‘breaks”. Software de-bouncing however, 
becomes more complicated when the input pin is an edge triggered microcontroller 
interrupt. Because there are a large number of oscillations, the interrupt will be 
triggered on each rising or falling edge. This means that the associated ISR needs to 
be disabled on the first raising or falling edge and the de-bouncing algorithm needs to 
be initiated within the ISR. This process entails taking control from the main program 
for the entire de-bouncing period plus the duration of the ISR executing time.  
 
For this design the author has opted to use a hardware de-bouncing technique that 
overcomes the above inconvenience as well as frees the microcontroller to use its 
processing power on tasks more critical to the system than de-bouncing. With 
reference to Figure 5-11, a S - R  latch is used to latch the line output to a stable state 
and keeping it stable regardless of any oscillations that may occur.  
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FIGURE 5-11: MECHANICAL SWITCH INPUT NETWORK 
 
An illustration aiding the explanation of this network can be found in Figure 5-12. 
In the first state with the switch on the normally closed (NC) contact the reset pin ( R ) 
of the latch is pulled down to ground hence resetting the latch and producing an 
output of 0V. Next, the switch is to be switched on by breaking contact with the NC 
contact and making contact with the normally open (NO) contact. As soon as this 
transition is initiated, the instant contact with the NC contact is broken and the R  pin 
is pulled high to Vcc via pull up resistor, R2.  
 
The instant contact is made with the NO contact (i.e. the S  pin), it is pulled down to 
ground initially before the bouncing oscillations begin. This first low pulse duration is 
sufficient to latch the output in a stable High (1) state before the oscillation have any 
effect on the line being read. With R  held to Vcc the oscillations have no bearing on 
the output. See the truth table provided in Table 5-1. When S  goes High (1) with R  
held High (1), the output remains unchanged i.e. latched High (1). And when S  goes 
Low (0) with R  held High(1), the output is Set (1) leaving it unchanged i.e. latched 
High (1). The same latching principal will apply when the switch is switched off.  
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FIGURE 5-12: THE S - R  LATCH USED FOR DE-BOUNCING 
 
S - R  Latch Truth Table 
Inputs Output 
S                R  Q 
Comment 
1                 1 NC No Change in State 
0                 1 1 Latch Set 
1                 0 0 Latch Reset 
0                 0 1 Invalid Condition 
TABLE 5-1: S - R  LATCH TRUTH TABLE 
 
As shown in Figure 5-11, hardware de-bouncing is used for all mechanical switches 
that provided input signals to the system. These include the Safety Interlock switches, 
Emergency Stop switch, Take Manual Reading switch, Manual Test Current switch 
etc. An OR gate network is used to output a High (1) via signal 
“EmgcyStop_SW&Intlks” if any of the safety interlocks or the Emergency Stop 
Switch is activated. And the “Tk_Man_Rdng_SWITCH” signal alerts the controller 
that a manual reading is about to be taken.  
 
5.1.5 The Inductive Proximity Switch Module 
 
The Inductive Proximity Switch module is responsible for triggering External 
Interrupt 0 on the Automation Microcontroller when the Detection Unit has reached 
either its initial position, i.e. the point from which it was lowered, or when the spring 
loaded test probe has reached the surface of the armature under test. A single 
inductive proximity switch is used to monitor the position of the Detection Unit when 
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it is being raised to its initial position and two inductive proximity switches, one on 
each spring loaded probe, are used to monitor when the probes have reached the 
surface of the bars. See Figure 5-12. The AND gate ensures that the interrupt is only 
triggered when both test probes are on the surface of the commutator. The OR gate 
facilitates the triggering of the interrupt (by signal “Detect_Unit_Switches”) when 
either raising or lowering the Detection unit. The outputs of the inductive switches are 
open collector PNP, an example of which is depicted in Figure 5-7. 
 
 
 FIGURE 5-12: INDUCTIVE PROXIMITY SWITCH NETWORK 
 
When switched on, the PNP transistor connects the load, in this case the resistor-zener 
network, to the supply. When switched off, the PNP transistor is also turned off and is 
ideally seen as an open circuit. When the inductive proximity switch is switched on 
the inputs to the interfacing ICs are High (1), i.e. 5V. When the inductive proximity 
switch is off the PNP transistor is also off. This is where the 1kΩ resistor serves a 
second purpose – it is also a pull-down resistor, pulling the TTL input Low (0) i.e. 0V 
when the inductive proximity switch is off. If there was no 1kΩ resistor present when 
the transistor is switched off, the input to the TTL circuitry will essentially be 
floating. The introduction of the 1kΩ resistor provides a path down to ground pulling 
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the TTL input to ground when the Inductive switch and hence, the transistor is 
switched off. The 1kΩ resistor together with the 2kΩ resistor forms a voltage divider 
network and with a 6.2V zener diode or Tranzorb in parallel with the 1kΩ resistor for 
protection. This network operates exactly the same as the network described in the 
Bar Detection module.  
 
5.1.6 Test Current On-Time Timing Module 
 
This module is used to monitor the amount of time the Test Current is applied to the 
armature under test. Under normal test conditions the Test Current should not be 
required to be applied for a period longer than twenty seconds. If for any reason there 
is a system fault or an oversight on the part of the test technician (when taking a 
manual reading) that may cause the Test Current to be applied to the armature for 
excessive amounts of time, the system needs to be shut down in order to prevent any 
damage to the armature under test, the test system or any potentially dangerous 
situations for the test technician or any personnel in the vicinity.  A 555 timer set to 
operate in monostable mode is preset with a period (using a 300kΩ resistor, a 500kΩ 
variable resistor, and a 100 µF capacitor) that the Test Current On-Time should not 
exceed. Using the equation 
 
T = 1.1 x (R+Vr)C 
 
with the 500kΩ variable resistor set to zero ohms, the allowable on-time is set to,  
 
T = 1.1 x (300k + 0) (100uF) = 33s 
 
and setting the variable resistor to its full resistance value the allowable on-time is set 
to 
T = 1.1 x (300k + 500k) (100uF) = 88s 
 
The allowable Test Current On-Time can be preset to any value within the above 
range. The 555 timer is triggered by the same microcontroller output that switches the 
Test Current on, “Test_Current”, via a NOT gate as the 555 timer is a negative edge 
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triggered device. The 555 timer’s output is then set High (1) for the period preset by 
the aforementioned capacitor and resistors. When this period has expired the output 
returns to a Low (0) state. The Automation Microcontroller continually monitors the 
output of the 555 timer, “I_On_T_Exceded”, during a Volt-Drop reading procedure.  
If this output goes Low (0) before the reading has been completed, Error 3 is signalled 
and the system enters shutdown by initiating an Emergency Stop. When the Test 
current is switched off under normal conditions (i.e. before the allowable time is 
exceeded) the 555 timer is reset for triggering on the next reading cycle. See Figure 5-
13 below, for an illustration of this module. 
 
 
FIGURE 5-13: TEST CURRENT ON-TIME TIMING NETWORK 
 
5.1.7 The Test Current Pulse Module 
 
Recall that this system was designed to operate in two modes, namely, Automated 
Mode and Manual Mode. In Automated Mode the test current is pulsed/switched on 
and off via an IGBT by the controller (the Automation Microcontroller to be specific) 
using P2.7 (“Test_Current” signal). When operating in Manual Mode the test 
technician is required to pulse/switch the test current on and off manually via a push 
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button or foot switch. This implies the IGBT driver must have two triggering sources, 
one for manual operation and one for automated operation. The Test Current Pulse 
module fulfils this purpose. With reference to Figure 5-14, the first input signal, 
“Test_Current” to the OR gate is provided during operation in automated mode. The 
second input signal to the OR gate, “Man_I”, is provided during manual operation. It 
is clear that the IGBT that switches the test current can be triggered either during 
manual or automatic operation (via the “TestCuttent_Sw_Out” signal).  
 
However for completeness and safety reasons it is required that any pulses from the 
push button or foot switch be ignored during automatic operation. This is 
accomplished using the AND and NOT gates as follows. The input signal to the NOT 
gate (“Auto-Man_Togl”) is the same signal that the Communications Microcontroller 
uses to inform the Automation Microcontroller in which mode the test is to be run. 
For automated mode, a High (1) is signalled and for manual mode, a Low (0) is 
signalled. So in manual mode this signal is always Low (0) and due to the NOT gate 
the input to the AND gate is High (1).  
 
The second input to this AND gate, “Man_I_Sw”, is provided by the push button or 
foot switch that is used for the manual pulsing of the IGBT. During automated 
operation the signal, “Auto-Man_Togl ”, is always High (1). Due to the NOT gate, a 
Low (0) is input to the AND gate while operating in this mode. Hence, it is only 
during manual operation that the pulses from the manual reading, push button or foot 
switch, are recognised. Note that during manual operation, the Automation 
Microcontroller is forced to enter Power-down with all its output ports cleared (i.e. 0). 
This implies that the “Test_Current” input will always be Low (0) and will therefore 
have no influence on the triggering of the IGBT during manual operation.  
 
 
FIGURE 5-14: TEST CURRENT PULSE NETWORK 
 
Chapter 5 - Hardware Design 
Mr. S. Matadin    2001 027 41 25 
 
5.1.8 The Serial Port Driver/Receiver Module 
 
This module facilitates serial communication between the on-board serial port on the 
Communication Microcontroller and the serial port on the PC or Laptop that is 
running the GUI. The MAX 232 is an industry standard level shifter that was 
designed for this purpose. As shown in Figure 5-15, the interconnection of this device 
is simple and straight-forward with only capacitors being used as additional 
components, as prescribed in the MAX 232 datasheet (see Appendix J). 
 
 
FIGURE 5-15: SERIAL PORT DRIVER/RECEIVER MODULE 
 
5.2 Supply Regulation 
 
The controller will be powered by a + 24V Switch Mode, off-the-shelf, power supply. 
The controller circuitry requirements include a + 5V supply for the digital circuitry, + 
15V supply to power up the Op-Amps, Comparators, Optical Sensors and Inductive 
Proximity Switches, and a +24V supply for any interfacing power circuitry that may 
be needed. The 78xx and 79xx series of voltage regulators along with stabilisation and 
filtering capacitors were used to provide the required regulated supply voltages. See 
Sheet 3 of the circuit schematic in Appendix M. Note that the string of 0.1µF 
capacitors found at the bottom of this sheet are bypass capacitors that were distributed 
to the appropriate locations on the PCB when the PCB layout was being finalised. 
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5.3 The Data Acquisition Module 
 
The Data Acquisition module is responsible for measuring the difference in potential 
between two successive bars, signal conditioning to rejecting any inputs outside the 
expected input range and converting the input analogue signal to a sixteen-bit word 
that is to be transmitted to the Graphic User Interface (GUI) via the Communications 
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FIGURE 5-16B: DETAILED BLOCK DIAGRAM FOR THE DATA ACQUISITION 
MODULE 
 
Before discussing this module any further it is important for the reader to know the 
type and magnitude of the input signal that is to be measured. The test supply is a 
maximum of +15V / 400A. The typical potential difference (or volt drop) expected to 
be measured between a pair of successive bars, on any armature that is to be tested, is  
in the range of between 100mV and 350mV for a healthy winding. Before the test 
begins the test technician will verify that readings within this range are produced by 
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measuring the volt drop across the first pair of bars and, if need be, varying the 
magnitude of the test supply or varying the arc length of the test supply probes or both 
to ensure that the reading produced is within the stipulated range.  
 
The technician will thereafter measure the volt drop across at least five other 
successive pairs of bars that lie within the arc length of the test supply probes in order 
to verify the range. If the readings on these bars fall outside the range that was set on 
the first pair of bars the implication is that the windings of first pair of bars are 
unhealthy or damaged. In this case the input range must be set and verified on one of 
the other five measured pairs of bars. 
 
The expected input range discussed above only applies to healthy windings, i.e. 
windings that are not open circuited, shot circuited or damaged. If a winding is open 
circuited the volt drop across the connected pair of bars will be equal to the supply 
potential. If a winding is short circuited the volt drop across the pair of connected bars 
will be zero volts. If a winding is damaged the volt-drop across the connected pair of 
bars will fall outside the preset variance (or tolerance) from the reference reading 
specified at the beginning of the test. The input signals are DC with no expected AC 
components. Any AC components encountered are regarded as noise and will be 
rejected and/or filtered. 
 
A precision Instrumentation Amplifier, the INA 118 is used to acquire the potential 
difference (or volt drop) between two successive bars. See Appendix J for the 
complete datasheet for the INA 118. This amplifier features, amongst other things, a 
high Common Mode Rejection (CMR) of 110dB (at a gain of 10) and input protection 
up to + 40V. It also offers a non-linearity of typically + 0.0005% of the full-scale 
range (at a gain of 10). Some of the specifications mentioned above are stipulated at a 
gain of 10. This is because a gain of 10 is set (using the external resistor, RG – see 
datasheet) to amplify the input signal from the hundreds of millivolts to the volt 
range. Hence, an input of 350mV will be amplified to 3.5V. This is done in order to 
utilise the full input range of the sixteen-bit Analogue-to-Digital Converter hence 
maximising the 16-bit resolution and reducing the effects of any conversion errors 
should they occur. 
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A sixteen-bit, successive approximation, Analogue-to-Digital Converter, the MAX 
1166, with an input range of between –0.3V and VRef (4.096V) is used to convert the 
input signal to a sixteen-bit word (2 eight-bit wide, parallel output words). See 
Appendix J for the complete datasheet for the MAX 1166. The operation of the ADC 
was discussed in detail in Chapter 4, under the section entitled ADC Control. The 
ADC was set-up to make use of the internal reference voltage as prescribed in the 
datasheet and shown in Figure 5-17. 
 
 
FIGURE 5-17: ANALOGUE-TO-DIGITAL CONVERTER NETWORK 
 
The ADC features, amongst other things, sixteen-bit resolution, a high speed sampling 
rate, an eight-bit wide parallel output and an accuracy of + 2 LSB (Least Significant 
Bit). With an internal VRef of 4.096V and sixteen bit resolution, the smallest voltage 
increment that the input signal can broken down into is: 
 
Resolution in Volts = 4.096 / 65536 =  62.5µV 
 
i.e. each digital bit is equal to an analogue step of 62.5µV. 
Recalling that the input signal is amplified by a factor of 10 the true analogue step 
size (after being scaled down in software) is 6.25µV. Similarly, the true input voltage 
range after being scaled down by software will be 0 to 350mV. 
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This implies that a variance of 
 
Variance (%) = 
350mV
V 6.25 µ




can theoretically/ideally be detected by the system. This value has two important 
connotations, the first being the fact that the smallest input change that can be 
detected is well below 1% hence, the percentage variance from the reference reading 
can be calculated with a great degree of accuracy and the second connotation is that 
the ADC error of + 2 LSB will be almost negligible when considering the percentage 
variance from the reference value. 
 
Recalling that the input range for the ADC is between –0.3V and VRef (4.096V), the 
ADC has to be protected from any inputs outside this range as they will potentially 
damage the ADC. Out of range input signals can be produced in two ways, the first 
being due to an open circuit. In this case, the potential difference across the pair of 
bars that are connected to an open circuited winding will equal to potential of the test 
supply current (which may be as high as 15V). The second way an out of range 
reading can be produced is by the reversal of the orientation of the test probes with 
respect to the test supply probes.  
 
This means that when the test current positive probe is to the right of the negative 
probe and the positive test probe is to the left of the negative test probe (or versa-visa) 
a negative reading of equal magnitude to the positive reading will be produced. This 
situation can arise when the test technician setting up the test reverses the polarity of 
the test supply or when the test technician is taking a manual reading and uses an 
independent (unauthorised) set of test probes to take a manual reading and 
unknowingly reverses the orientation of the polarity of the inputs with respect to the 
potential of the test supply probes. Although this situation should not occur protection 
has to be designed into the system to prevent any hardware damage that may occur. 
The reader may ask why an ADC with an equal positive and negative input range (e.g. 
+ 5V) is not used.  
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The answer to this is – the expected input range is between 0 and 3.5V (after 
amplification). And with a sixteen-bit ADC that has a positive input range (eg. +5V), 
all sixteen bits are dedicated to conversions within this positive range. If a sixteen-bit 
ADC with an equal positive and negative range was to be used, eight bits will be 
dedicated to the positive range, 0 to +5V, and the other eight bits will be dedicated to 
the negative range, 0 to –5V. Hence only an eight bit resolution can be expected for 
the readings of importance i.e. those within the 0 to 5V range. The eight bits dedicated 
to the conversion of negative values will only be used in events of unwanted or 
undesirable readings that are produced by an incorrect system set up or use. In the 
author’s opinion, the eight bit resolution used for the negative range of inputs is 
wasted. The author has hence elected to use a sixteen-bit ADC with only a positive 
input range and has devised a method of rejecting all unwanted and potentially 
damaging input signals. This method will be discussed in the paragraphs that follow. 
 
With reference to Sheet 4 of the circuit schematic found in Appendix M, the first 
stage of the data acquisition module is the INA 118 instrumentation amplifier. This 
stage is followed by a filtering stage that comprises capacitors of various values 
which facilitates more efficient filtering over a range of frequencies. Seeing as the 
output of the instrumentation amplifier is expected (and required) to be purely DC in 
nature, any AC components found on this signal must be filtered before the signal 
progresses to the next phase of the system. It is for this reason that capacitors were 
used as low-pass filters instead of low-pass high order passive or active filters with a 
cut-off frequencies set very low (almost zero Hertz, in this case). 
 
In the phase that follows, three Voltage Followers (or Buffers) makes three identical 
copies of the original signal. A Voltage Follower is simply an Op-Amp (LM 741 in 
this case) with its output fed directly into its inverting input. The non-inverting input 
is the input pin for the signal. This network produces an output with zero gain, i.e. an 
output that is equal to the input. A fourth Voltage Follower is placed at the input to 
the ADC. 
 
Note that all the Op-Amp and Comparator ICs that are used make provision for a 
potentiometer that is used to nullify the output offset voltage. These potentiometers 
are also used for “tuning” purposes to ensure that the signal which is the input to the 
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ADC is equal to the signal at the input end of the data acquisition module provided 
that the magnitude of signal is within the allowable ADC input range.  
 
Three identical copies of the input signal are made purely to maintain the integrity of 
the input signal to the ADC. Two comparator stages are required to determine 
whether the input signal is outside the ADC input range. These two stages are in 
parallel implying that they each require a perfect copy of the original input signal. The 
third copy of the input signal flows directly to the ADC input via an analogue switch. 
If only one signal was used in each of the comparison stages before being input to the 
ADC, the integrity of that one signal would be compromised, i.e. the ADC input 
signal will vary from the original input signal to the data acquisition module.  
 
Recalling that the input of the ADC must be within the –0.3V to 4.096V range, a 
comparison must be done in order to reject all inputs outside this range. This 
comparison is done in two parallel stages. The first stage determines if the input 
signal is less than the ADC reference voltage, VRef , which is equal to 4.096V. In 
order to do this a comparator (the LM 311) is used with the input signal  connected to 
the comparator’s inverting input and a reference voltage connected to the non-
inverting input pin. The reference voltage is set up using a voltage divider network 
that comprises of a 2kΩ and a 9kΩ resistor both with a 1% tolerance. With these 








 x 5V  = 4.091V 
with a + 1% VRef  variance of the range between 4.076V and 4.105V. 
 
The output of LM 311 is open-collector, with pin 7 being the collector end and pin 1 
being the emitter end of the output transistor. Connecting the collector (pin 7) via a 
pull-up resistor to the +5V supply and connecting the emitter (pin 1) to ground, the 
comparator outputs a High (1), i.e. +5V, when the non-inverting input is greater than 
the inverting input and a Low (0), 0V (or Vce ) when the inverting input is greater than 
the non-inverting input. The output of this comparison stage is connected to the first 
of two inputs of an AND gate. 
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The second comparison stage is tasked to ensure that all negative input signals are 
rejected. Here the input signal is connected to the non-inverting input pin of the 
comparator (LM 311) and the reference is connected to the inverting input. The 
reverence voltage, VRef, is set to 0V by connecting the inverting input directly to 
ground. However, the reader should note that a voltage divider network that is set up 
between –15V and ground (Gnd) is provided in the event that a slightly negative 
reference is required due to the operating environment. To set a 0V reference using 
this network the resistor to ground is replaced with a physical jumper and the resistor 
to the negative supply is not inserted. The output of this comparison stage is 
connected to the second of the two inputs to the AND gate.  
 
When the input signal is within range the first comparator stage will produce a High 
input signal to the AND gate because the potential at the inverting pin will be greater 
than that at the non-inverting pin. The second comparator stage will also produce a 
High input signal to the AND gate for the same reason. The output of the AND gate is 
hence High. The output of the AND gate (“V_RangeDetect”) provides the input to the 
Communication Microcontroller’s P0.2. Before a reading can be taken this input port 
(i.e. P0.2) is tested to verify if it is High (1).  
 
If this is the case, the Analogue Switch (MAX 4622) is switched on by the 
Communication Microcontroller port pin P0.0, allowing the signal to pass through to 
the ADC input pin. See Appendix J for a complete datasheet for the MAX 4622. If 
this port pin is Low, the analogue switch is left off, connecting the ADC input pin to 
ground. The MAX 4622 analogue switch has a low on-resistance, with a normally 
open, normally closed and a common pin. It can be operated from a bipolar supply of 
+18V, although in this case the operating supply is +15V. This allows the analogue 
switch to control any input within this range without any damage which makes it 
perfect for this application. When the input pin of this device is low, as in the case 
where the input signal is found to be outside the allowable range, the common pin is 
“connected” to the normally closed pin which in this case is connected to ground. 
When the input pin of this device is High, as in the case where the input signal is 
found to be within the allowable range, the common pin is “connected” to the 
normally open pin which in this case is connected to output pin of the first voltage 
follower stage which represents the input signal to the data acquisition unit.  
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For completeness, if the input signal is higher than the preset reference, VRef, of the 
first comparison stage as in the case where an open circuit is detected on a winding 
connected to the pair of bars under test, the output of the comparison stage will be 
Low. This is because the inverting input will be at a higher potential than the non-
inverting input. The output of the AND gate will therefore be Low hence ensuring 
that the Communication Microcontroller keeps the analogue switch off. This in turn 
ensures that the ADC input remains connected to ground, i.e. 0V, and not to the out-
of-range input signal. 
 
If the input signal is lower than preset reference, 0V, of the second comparison stage, 
as in the case where the orientation of the test probes is reversed with respect to that 
of the Test Supply probes, the output of the comparison stage will be Low. This is 
because the inverting input will be at a higher potential than the non-inverting input. 
The output of the AND gate will be Low ensuring that the Communication 
Microcontroller keeps the analogue switch off. This in turn ensures that the ADC 
input remains connected to ground, i.e. 0V, and not to the out-of-range input signal. It 
is in this way that all out-of-range inputs are rejected by the data acquisition module. 
 
This method was not the first approach that was tried. After researching and 
experimenting with adaptive (variable) gain Op-Amp networks, arithmetic using a 
number of Op-Amp stages, scaling and using various switching devices such as 
relays, BJTs and FETs, this approach was found to be the simplest, most effective and 
most accurate method of rejecting out-of-range input signals while still maintaining 
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5.4 Automation Output Module 
 
This relatively simple module provides the signals that control the actuators in the 
automated system via the respective electronic control drives such as inverters in the 
case of motors and IGBT drivers in the case if IGBTs. The controller is just one 
module of the entire Automated Test Station. Other modules that interact with this 
module are the two electronic motor drives (one for the rotation of the armature under 
test and the other for lowering and raising the detection unit), the IGBT driver and the 
GUI. With this in mind, the author provided two types of control outputs.  
 
The first being simple 5V TTL control signals. These can be used to pulse any type of 
drive or drivers via a second output module that will have to be designed depending 
on the input requirements of the drivers that are being used. This second output 
module can be considered as a level shifter or adapter that will make it possible for 
the controller to be more versatile and to be seen as a “plug and play” module that can 
be used with an array of different transducers, drivers and drives, provided that the 
adaptor is designed for those transducers, drivers and drives that are being used. 
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FIGURE 5-18: CONTROLLER OUTPUT MODULE 
 
The other outputs that are provided are specifically designed for the drives and drivers 
being used for this project. As per the contractor’s requirements, three switching 
devices that can ‘make’ and ‘break’ a 24V/20mA input must be provided for the 
drives that control the motors. The drive itself has a 24V/20mA source that will be the 
input to the switching device with the output of the switching device providing an 
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input to the input pins of electronic drive. Hence the electronic motor drive is 
controlled by controlling the switching device. As has been the pattern throughout this 
design process, the author has opted to use semiconductor switches rather than 
mechanical switching devices such as mechanical relays, for the reasons explained 
earlier. In this case, a gate logic level power MOSFET was used. See Appendix J for a 
complete datasheet for the IRLU120N. The IRLU120N is a power MOSFET with a 
gate that is activated and deactivated by 5V and 0V logic level pulses respectively, 
hence avoiding the need for gate drivers. Off the shelf IGBT drivers are today 
available with inputs that operate on 5V and 0V logic level pulses. It is for this reason 
that one TTL output is provided for IGBT switching. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
